IP Library Granted Patent US 11,646,581
Granted Patent B2
US 11,646,581 · App. 17/191,115 · Granted May 9, 2023

Power adapters with multiple charging ports

Inventors: Gwanbon Koo (Fremont, CA); Youngbae Park (Taipei Zhongsan, TW); BongGeun Chung (Siheung-si, KR)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H02J3/1821H01H9/541H02J7/0045H02J2207/20H02M1/0048H02M3/33576H02M3/33592
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,646,581
App. No.
17/191,115
Granted
May 9, 2023
Kind
B2
Abstract

Multi-port power adapters. At least one example is a method including: supplying a first bus voltage to a first device by way of a DC-DC converter coupled to a link voltage; supplying a second bus voltage to a second device by way of a second DC-DC converter coupled to the link voltage; converting an AC voltage to the link voltage by way of an AC-DC converter; selecting, by a shunt regulator, a setpoint for the link voltage based on the first bus voltage and the second bus voltage; and regulating the link voltage to the setpoint by the AC-DC converter.

Claims (27)

1. A shunt regulator comprising:

a cathode terminal, an anode terminal, a reference terminal, a first sense terminal, and a second sense terminal;

a semiconductor circuit defining an anode coupled to the anode terminal, a cathode coupled to the cathode terminal, and a control input;

an operation amplifier defining a first input coupled to the reference terminal, a second input, and a control output coupled to the control input;

a controller coupled to the first sense terminal, the second sense terminal, and the second input, the controller configured to:

sense, by way of the first sense terminal, a first bus voltage;

sense, by way of the second sense terminal, a second bus voltage; and

create a signal indicative of a setpoint voltage across the cathode terminal and anode terminal, the controller configured to create the signal by selecting an internal reference voltage driven to the second input of the operational amplifier, the internal reference voltage selected based on the first bus voltage and the second bus voltage.

2. The shunt regulator of claim 1 :

wherein when the controller senses the first bus voltage, the controller is further configured to sense, by way of the first sense terminal, an analog signal indicative of the first bus voltage supplied to a first charging port;

wherein when the controller senses the second bus voltage, the controller is further configured to sense, by way of the second sense terminal, an analog signal indicative of the second bus voltage supplied to a second charging port; and

wherein when the controller selects the internal reference voltage, the controller is further configured to generate the internal reference voltage based on the signal indicative of the first bus voltage and the signal indicative of the second bus voltage.

3. The shunt regulator of claim 1 further comprising:

wherein when the controller senses the first bus voltage, the controller is further configured to receive a value indicative of the first bus voltage by way of a communication channel associated with the first sense terminal;

wherein when the controller senses the second bus voltage, the controller is further configured to receive a value indicative of the second bus voltage by way of a serial communication channel associated with the second sense terminal; and

wherein when the controller selects the internal reference voltage, the controller is further configured to generate the internal reference voltage based on the value indicative of the first bus voltage and the value indicative of the second bus voltage.

4. The shunt regulator of claim 1 further comprising:

wherein when the controller senses the first bus voltage and senses the second bus voltage, the controller is further configured to receive a value indicative of a setpoint voltage across the cathode terminal and anode terminal by way of a communication channel comprising the first sense terminal and the second sense terminal;

wherein when the controller selects the internal reference voltage, the controller is further configured to generate the internal reference voltage based on the a value indicative of a setpoint voltage across the cathode terminal and anode terminal.

5. The shunt regulator of claim 1 further comprising:

wherein when the controller senses the first bus voltage, the controller is further configured to receive a value indicative of the first bus voltage and a value indicative of a first bus power by way of a communication channel associated with the first sense terminal;

wherein when the controller senses the second bus voltage, the controller is further configured to receive a value indicative of the second bus voltage and a value indicative of a second bus power by way of a communication channel associated with the second sense terminal; and

wherein when the controller selects the internal reference voltage, the controller is further configured to generate the internal reference voltage based on the value indicative of the first bus power and the second bus power.

6. The shunt regulator of claim 5 wherein generating the internal reference voltage further comprises generating the internal reference voltage such that the signal indicative of the setpoint voltage results in a link voltage that is the same or higher than the first or the second bus voltage delivering higher power.

7. The shunt regulator of claim 1 further comprising:

an offset terminal coupled to the controller; and

the controller further configured to bias the internal reference voltage based on a voltage on or current through the offset terminal.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS PREVIOUSLY RECORDED AT REEL 056595, FRAME 0177 Recorded Aug 16, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 064615/0564 →
SECURITY INTEREST Recorded Jun 15, 2021
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 056595/0177 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 3, 2021
From: KOO, GWANBON; PARK, YOUNGBAE; CHUNG, BONGGEUN
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 055481/0860 →
Continuity (1)
Related Publication 20220285955A1 · Sep 8, 2022
Cited By (1)
US 12,688,145