IP Library › Granted Patent US 12,224,338
Granted Patent B2
US 12,224,338 · App. 17/214,932 · Granted Feb 11, 2025

HEMT and fabricating method of the same

Inventors: Huai-Tzu Chiang (Tainan, TW); Sheng-Hao Lin (Hsinchu County, TW); Yi-Chun Chan (Taipei, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L29/7786H01L21/31116H01L29/2003H01L29/66462H01L29/7839
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,224,338
App. No.
17/214,932
Granted
Feb 11, 2025
Kind
B2
Abstract

An HEMT includes a gallium nitride layer. An aluminum gallium nitride layer is disposed on the gallium nitride layer. A gate is disposed on the aluminum gallium nitride layer. The gate includes a P-type gallium nitride and a schottky contact layer. The P-type gallium nitride contacts the schottky contact layer, and a top surface of the P-type gallium nitride entirely overlaps a bottom surface of the schottky contact layer. A protective layer covers the aluminum gallium nitride layer and the gate. A source electrode is disposed at one side of the gate, penetrates the protective layer and contacts the aluminum gallium nitride layer. A drain electrode is disposed at another side of the gate, penetrates the protective layer and contacts the aluminum gallium nitride layer. A gate electrode is disposed directly on the gate, penetrates the protective layer and contacts the schottky contact layer.

Claims (33)

1. A high electron mobility transistor (HEMT), comprising:

a gallium nitride layer;

an aluminum gallium nitride layer disposed on the gallium nitride layer;

a gate disposed on the aluminum gallium nitride layer, wherein the gate consists of a P-type gallium nitride layer and a schottky contact layer, the P-type gallium nitride layer contacts the schottky contact layer, an entirety of the schottky contact layer does not contact the aluminum gallium nitride layer and a top surface of the P-type gallium nitride layer entirely overlaps a bottom surface of the schottky contact layer;

a protective layer covering the aluminum gallium nitride layer and the gate, wherein the protective layer contacts a topmost surface of the schottky contact layer;

a source electrode disposed at one side of the gate, penetrating the protective layer and contacting the aluminum gallium nitride layer;

a drain electrode disposed at another side of the gate, penetrating the protective layer and contacting the aluminum gallium nitride layer; and

a gate electrode disposed directly on the gate, penetrating the protective layer and contacting the topmost surface of the schottky contact layer.

2. The HEMT of claim 1 , wherein the schottky contact layer comprises a metal, a metal compound or alloy, a work function of the metal, a work function of the metal compound and a work function of the alloy are smaller than a work function of the P-type gallium nitride layer.

3. The HEMT of claim 1 , wherein a work function of the schottky contact layer is smaller than 6.1 electron volts.

4. The HEMT of claim 1 , wherein the schottky contact layer comprises TiN, TiW, TaN, Al, Ti, Mo, Au, W, Ni, Pd, Ta, Re, Ru, Pt or Co.

5. The HEMT of claim 1 , wherein a thickness of the schottky contact layer is larger than 50 angstroms.

6. The HEMT of claim 1 , wherein an interface between the schottky contact layer and the P-type gallium nitride layer has a first width, an interface between the schottky contact layer and the gate electrode has a second width, and the second width is smaller than the first width.

7. The HEMT of claim 1 , wherein the gate electrode comprises Al, Cu or Ti, the source electrode and the drain electrode respectively comprises Al, Cu, Ti or TiN.

8. The HEMT of claim 1 , wherein the protective layer comprises silicon nitride or silicon oxide.

9. The HEMT of claim 1 , wherein the protective layer covers part of a top surface of the gate.

10. A fabricating method of a high electron mobility transistor (HEMT), comprising:

forming a gallium nitride layer, an aluminum gallium nitride layer, a P-type gallium nitride layer, and a schottky contact layer in sequence, wherein the schottky contact layer contacts P-type gallium nitride layer;

performing an etching process to etch the schottky contact layer and the P-type gallium nitride layer to form a gate by taking the aluminum gallium nitride layer as a first etching stop layer, wherein the P-type gallium nitride layer contacts the schottky contact layer, and a top surface of the P-type gallium nitride layer entirely overlaps a bottom surface of the schottky contact layer;

forming a protectively layer covering the gate and the aluminum gallium nitride layer;

etching the protective layer to form two first contact holes in the protective layer at two sides of the gate;

forming a source electrode and a drain electrode respectively in the two first contact holes;

after forming the source electrode and the drain electrode, etching the protective layer to form a second contact hole in the protective layer directly on the gate; and

forming a gate electrode in the second contact hole and contacting the schottky contact layer.

11. The fabricating method of the HEMT of claim 10 , wherein the schottky contact layer comprises a metal, a metal compound or alloy, a work function of the metal, a work function of the metal compound and a work function of the alloy are smaller than a work function of the P-type gallium nitride layer.

12. The fabricating method of the HEMT of claim 10 , wherein a work function of the schottky contact layer is smaller than 6.1 electron volts.

13. The fabricating method of the HEMT of claim 10 , wherein the schottky contact layer comprises TIN, TiW, TaN, Al, Ti, Mo, Au, W, Ni, Pd, Ta, Re, Ru, Pt or Co.

14. The fabricating method of the HEMT of claim 10 , wherein a thickness of the schottky contact layer is larger than 50 angstroms.

15. The fabricating method of the HEMT of claim 10 , wherein the etching process comprises a dry etching or a wet etching.

16. The fabricating method of the HEMT of claim 10 , wherein the etching process comprises:

etching the schottky contact layer by a first etchant;

after etching the schottky contact layer, etching the P-type gallium nitride layer by a second etchant, wherein the first etchant is different from the second etchant.

17. The fabricating method of the HEMT of claim 16 , wherein the first etchant comprises fluorine-containing gas, chlorine-containing gas, BCl 3 /Cl 2 gas, CHF 3 gas, or HCl/H 2 O 2 /H 2 O solution, the second etchant comprises KOH/ethylene glycol solution, HCl/H 2 O solution, fluorine-containing gas, chlorine-containing gas, BCl 3 /SF 6 gas, Cl 2 /Ar/O 2 gas, Cl 2 /N 2 gas, N 2 /Cl 2 /O 2 gas, or Cl 2 /Ar gas.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2021
From: CHIANG, HUAI-TZU; LIN, SHENG-HAO; CHAN, YI-CHUN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 055745/0121 →
Priority Claims (1)
CN 202110207971.3 · Feb 24, 2021 · national
Continuity (1)
Related Publication 20220271153A1 · Aug 25, 2022
References Cited (11)
US 9601608B2 · Tsai · 2017 [cited by applicant]
US 10797168B1 · Moens · 2020 [cited by examiner]
US 20010023964A1 · Wu · 2001 [cited by examiner]
US 20050170574A1 · Sheppard · 2005 [cited by examiner]
US 20100258841A1 · Lidow · 2010 [cited by examiner]
US 20110057196A1 · Chang · 2011 [cited by examiner]
US 20170062581A1 · You · 2017 [cited by applicant]
US 20170256626A1 · Matsushita · 2017 [cited by examiner]
US 20180308968A1 · Miura · 2018 [cited by examiner]
US 20190237551A1 · Tanaka · 2019 [cited by examiner]
US 20210210955A1 · Jiang · 2021 [cited by examiner]