IP Library Granted Patent US 11,727,186
Granted Patent B2
US 11,727,186 · App. 17/241,694 · Granted Aug 15, 2023

Automatic identification of hierarchical cells based on selected properties for layout verification

Inventors: Sridhar Srinivasan (Tualatin, OR); Sherif Hany Riad Mohammed Mousa (Beaverton, OR); Padmaja Susarla (McLean, VA)
Assignee: Siemens Industry Software Inc.
G06F30/398
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,727,186
App. No.
17/241,694
Granted
Aug 15, 2023
Kind
B2
Abstract

A circuit design in a hierarchical description is analyzed. The analysis comprises identifying electrical properties of circuit blocks in the circuit design. Circuit components of the circuit design are associated with geometric elements of a layout design. Then instances of each of the circuit blocks are classified into groups of instances based on the electrical properties. Rule checking is performed on one or more groups in the groups of instances for each of the circuit blocks by analyzing geometric elements associate with components of one instance for each of the one or more groups.

Claims (28)

1. A method, executed by at least one processor of a computer, comprising:

analyzing a circuit design, circuit components of the circuit design being associated with geometric elements of a layout design, the circuit design using a hierarchical description and comprising circuit blocks, the analyzing comprising identifying electrical properties of circuit blocks in the circuit design, the electrical properties comprising voltage values of input power for a circuit block, current values of input power for a circuit block, a number of devices between power pads of the circuit design and power input ports of a circuit block, or any combination thereof;

classifying instances of each of the circuit blocks into groups of instances based on the electrical properties; and

performing rule checking on one or more groups in the groups of instances for each of the circuit blocks by analyzing geometric elements associate with components of one instance for each of the one or more groups.

2. The method recited in claim 1 , further comprising:

modifying the circuit design based on results of the rule checking.

3. The method recited in claim 1 , wherein the rule checking comprises electrostatic discharge (ESD) checking, electrical overstress (EOS) checking, signals crossing multiple power domains checking, or any combination thereof.

4. The method recited in claim 1 , wherein the identifying electrical properties comprises voltage propagation.

5. The method recited in claim 1 , wherein the one or more groups is selected based on a number of instances in each of the one or more groups, a number of locations in the one of the circuit blocks to be checked for violating the rule, or any combination thereof.

6. The method recited in claim 1 , wherein the one or more groups is selected only when a product of a number of instances in each of the one or more groups and a number of locations in the one of the circuit blocks to be checked for violating the rule is greater than a preset number.

7. One or more non-transitory computer-readable media storing computer-executable instructions for causing one or more processors to perform a method, the method comprising:

analyzing a circuit design, circuit components of the circuit design being associated with geometric elements of a layout design, the circuit design using a hierarchical description and comprising circuit blocks, the analyzing comprising identifying electrical properties of circuit blocks in the circuit design, the electrical properties comprising voltage values of input power for a circuit block, current values of input power for a circuit block, a number of devices between power pads of the circuit design and power input ports of a circuit block, or any combination thereof;

classifying instances of each of the circuit blocks into groups of instances based on the electrical properties; and

performing rule checking on one or more groups in the groups of instances for each of the circuit blocks by analyzing geometric elements associate with components of one instance for each of the one or more groups.

8. The one or more non-transitory computer-readable media recited in claim 7 , wherein the method further comprises: modifying the circuit design based on results of the rule checking.

9. The one or more non-transitory computer-readable media recited in claim 7 , wherein the rule checking comprises electrostatic discharge (ESD) checking, electrical overstress (EOS) checking, signals crossing multiple power domains checking, or any combination thereof.

10. The one or more non-transitory computer-readable media recited in claim 7 , wherein the identifying electrical properties comprises voltage propagation.

11. The one or more non-transitory computer-readable media recited in claim 7 , wherein the one or more groups is selected based on a number of instances in each of the one or more groups, a number of locations in the one of the circuit blocks to be checked for violating the rule, or any combination thereof.

12. The one or more non-transitory computer-readable media recited in claim 7 , wherein the one or more groups is selected only when a product of a number of instances in each of the one or more groups and a number of locations in the one of the circuit blocks to be checked for violating the rule is greater than a preset number.

13. A system, comprising:

one or more processors, the one or more processors programmed to perform a method, the method comprising:

analyzing a circuit design, circuit components of the circuit design being associated with geometric elements of a layout design, the circuit design using a hierarchical description and comprising circuit blocks, the analyzing comprising identifying electrical properties of circuit blocks in the circuit design, the electrical properties comprising voltage values of input power for a circuit block, current values of input power for a circuit block, a number of devices between power pads of the circuit design and power input ports of a circuit block, or any combination thereof;

classifying instances of each of the circuit blocks into groups of instances based on the electrical properties; and

performing rule checking on one or more groups in the groups of instances for each of the circuit blocks by analyzing geometric elements associate with components of one instance for each of the one or more groups.

14. The system recited in claim 13 , wherein the method further comprises: modifying the circuit design based on results of the rule checking.

15. The system recited in claim 13 , wherein the rule checking comprises electrostatic discharge (ESD) checking, electrical overstress (EOS) checking, signals crossing multiple power domains checking, or any combination thereof.

16. The system recited in claim 13 , wherein the identifying electrical properties comprises voltage propagation.

17. The system recited in claim 13 , wherein the one or more groups is selected based on a number of instances in each of the one or more groups, a number of locations in the one of the circuit blocks to be checked for violating the rule, or any combination thereof.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2021
From: SRINIVASAN, SRIDHAR; MOUSA, SHERIF HANY RIAD MOHAMMED; SUSARLA, PADMAJA
To: MENTOR GRAPHICS CORPORATION
Reel/Frame 056057/0095 →
MERGER AND CHANGE OF NAME Recorded Apr 27, 2021
From: MENTOR GRAPHICS CORPORATION; SIEMENS INDUSTRY SOFTWARE INC.; SIEMENS INDUSTRY SOFTWARE INC.
To: SIEMENS INDUSTRY SOFTWARE INC.
Reel/Frame 056057/0258 →
Continuity (2)
Provisional Application 63035921 · Jun 8, 2020
Related Publication 20210383051A1 · Dec 9, 2021