IP Library Granted Patent US 11,516,533
Granted Patent B2
US 11,516,533 · App. 17/250,469 · Granted Nov 29, 2022

Receiving apparatus, communication system, and receiving apparatus control method

Inventors: Satoshi Okada (Kanagawa, JP); Ryosuke Suda (Kanagawa, JP)
Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
H04N21/42607H04N21/4382
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,516,533
App. No.
17/250,469
Granted
Nov 29, 2022
Kind
B2
Abstract

Channel bonding is realized in a receiving apparatus that receives terrestrial digital broadcasting compliant with an ATSC 3.0 standard. A first receiving circuit receives a first frame obtained by encoding first packets within a stream containing the first packets and second packets via a first frequency channel. A second receiving circuit receives a second frame obtained by encoding the second packets via a second frequency channel different from the first frequency channel. A first integrated circuit decodes the first frame and acquires the first packets. The second integrated circuit performs processing for decoding the second frame and acquiring the second packets and processing for bonding the first packets and the second packets together and reconstructing the stream.

Claims (67)

1. A receiving apparatus, comprising:

a first receiving circuit configured to receive a first frame via a first frequency channel, wherein

the first frame includes first coded blocks obtained by encoding of first packets within a stream, and

the stream includes the first packets and second packets;

a second receiving circuit configured to receive a second frame via a second frequency channel different from the first frequency channel, wherein the second frame includes second coded blocks obtained by encoding of the second packets;

a first integrated circuit configured to:

decode the first coded blocks of the first frame to acquire the first packets;

determine one of a presence or an absence of an error in the acquired first packets based on the decode of the first coded blocks of the first frame; and

generate a first decoding lock flag based on a number of times of the determination of the absence of the error in the acquired first packets exceeds a threshold number of times; and

a second integrated circuit configured to:

decode the second coded blocks of the second frame to acquire the second packets;

determine one of a presence or an absence of an error in the acquired second packets based on the decode of the second coded blocks of the second frame;

generate a second decoding lock flag based on a number of times of the determination of the absence of the error in the acquired second packets exceeds the threshold number of times; and

bond the first packets and the second packets to reconstruct the stream, based on the generation of the first decoding lock flag and the second decoding lock flag.

2. The receiving apparatus according to claim 1 , wherein the first integrated circuit includes:

a first demodulation section configured to demodulate the first frame to acquire a plurality of first input cells;

a first cell exchange section configured to:

exchange a part of the plurality of first input cells with a part of a plurality of second input cells of the second integrated circuit; and

output the exchanged part of the plurality of second input cells as first output cells in units of the first coded blocks; and

a first decoding section configured to decode the first output cells to acquire the first packets, and

the second integrated circuit includes:

a second demodulation section configured to demodulate the second frame to acquire the plurality of second input cells;

a second cell exchange section configured to:

exchange the part of the plurality of second input cells with the part of the plurality of first input cells of the first integrated circuit; and

output the exchanged part of the plurality of first input cells as second output cells in units of the second coded blocks;

a second decoding section configured to decode the second output cells to acquire the second packets; and

a bonding section configured to bond the first packets and the second packets to reconstruct the stream, based on the decode of each of the first output cells and the second output cells.

3. The receiving apparatus according to claim 2 , wherein the first cell exchange section is further configured to:

acquire an input index of each of the plurality of first input cells; and

exchange the part of the plurality of first input cells based on the input index of each of the part of the plurality of first input cells is odd-numbered, and

the second cell exchange section is further configured to:

acquire an input index of each of the plurality of second input cells; and

exchange the part of the plurality of second input cells based on the input index of each of the part of the plurality of second input cells is odd-numbered.

4. The receiving apparatus according to claim 3 , wherein the first cell exchange section is further configured to transmit at least one of a clock signal, a numerical value according to the input index of each of the part of the plurality of first input cells, a synchronizing signal, or a data valid signal together with the part of the plurality of first input cells to the second cell exchange section.

5. The receiving apparatus according to claim 3 , wherein the second cell exchange section is further configured to transmit at least one of a clock signal, a numerical value according to the input index of each of the part of the plurality of second input cells, a synchronizing signal, or a data valid signal together with the part of the plurality of second input cells to the first cell exchange section.

6. The receiving apparatus according to claim 1 , wherein the second integrated circuit is further configured to bond the first packets and the second packets based on the determination of the absence of the error in each of the first packets and the second packets.

7. The receiving apparatus according to claim 1 , wherein the first integrated circuit is further configured to transmit at least one of a clock signal, a synchronizing signal, or a data valid signal together with the first packets to the second integrated circuit.

8. The receiving apparatus according to claim 1 , wherein the first frame and the second frame are compliant with an ATSC (Advanced Television Systems Committee standards) 3.0 standard.

9. A communication system, comprising:

a transmitting apparatus configured to:

encode first coded blocks of first packets within a stream, wherein the stream includes the first packets and second packets;

transmit a first frame including the encoded first coded blocks of the first packets via a first frequency channel;

encode second coded blocks of the second packets; and

transmit a second frame including the encoded second coded blocks of the second packets via a second frequency channel different from the first frequency channel;

a first receiving circuit configured to receive the first frame via the first frequency channel;

a second receiving circuit configured to receive the second frame via the second frequency channel;

a first integrated circuit configured to:

decode the first coded blocks of the first frame to acquire the first packets;

determine one of a presence or an absence of an error in the acquired first packets based on the decode of the first coded blocks of the first frame; and

generate a first decoding lock flag based on a number of times of the determination of the absence of the error in the acquired first packets exceeds a threshold number of times; and

a second integrated circuit configured to:

decode the second coded blocks of the second frame to acquire the second packets;

determine one of a presence or an absence of an error in the acquired second packets based on the decode of the second coded blocks of the second frame;

generate a second decoding lock flag based on a number of times of the determination of the absence of the error in the acquired second packets exceeds the threshold number of times; and

bond the first packets and the second packets to reconstruct the stream, based on the generation of the first decoding lock flag and the second decoding lock flag.

10. A receiving apparatus control method, comprising:

receiving a first frame via a first frequency channel, wherein

the first frame includes first coded blocks obtained by encoding of first packets within a stream, and

the stream includes the first packets and second packets;

receiving a second frame via a second frequency channel different from the first frequency channel, wherein the second frame includes second coded blocks obtained by encoding of the second packets;

decoding the first coded blocks of the first frame to acquire the first packets;

determining one of a presence or an absence of an error in the acquired first packets based on the decode of the first coded blocks of the first frame;

generating a first decoding lock flag based on a number of times of the determination of the absence of the error in the acquired first packets exceeds a threshold number of times;

decoding the second coded blocks of the second frame to acquire the second packets;

determining one of a presence or an absence of an error in the acquired second packets based on the decode of the second coded blocks of the second frame;

generating a second decoding lock flag based on a number of times of the determination of the absence of the error in the acquired second packets exceeds the threshold number of times; and

bonding the first packets and the second packets to reconstruct the stream, based on the generation of the first decoding lock flag and the second decoding lock flag.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2021
From: OKADA, SATOSHI
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 056192/0964 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 11, 2021
From: SUDA, RYOSUKE
To: SONY SEMICONDUCTOR SOLUTIONS CORPORATION
Reel/Frame 056192/0976 →
Priority Claims (1)
JP JP2018-146027 · Aug 2, 2018 · national
Continuity (1)
Related Publication 20210168429A1 · Jun 3, 2021