IP Library › Granted Patent US 11,830,913
Granted Patent B2
US 11,830,913 · App. 17/257,000 · Granted Nov 28, 2023

Semiconductor device and fabrication method thereof

Inventor: Anbang Zhang (Suzhou, CN)
Assignee: INNOSCIENCE (SUZHOU) TECHNOLOGY CO., LTD.
H01L29/10H01L29/42316H01L29/66462H01L29/7786H01L29/2003H01L29/205
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,830,913
App. No.
17/257,000
Granted
Nov 28, 2023
Kind
B2
Abstract

The present disclosure provides a semiconductor device and a fabrication method thereof. The semiconductor device includes a first nitride semiconductor layer, a second nitride semiconductor layer, a doped group III-V semiconductor layer and a gate layer. The first nitride semiconductor layer has a first surface. The second nitride semiconductor layer is formed on the first surface of the first nitride semiconductor layer and has a greater bandgap than that of the first nitride semiconductor layer. The doped group III-V semiconductor layer is over the second nitride semiconductor layer. The doped group III-V semiconductor layer includes a first portion and a second portion having different thicknesses. The gate layer is disposed on the first portion and the second portion of the doped group III-V semiconductor layer.

Claims (22)

1. A semiconductor device, comprising:

a first nitride semiconductor layer having a first surface;

a second nitride semiconductor layer formed on the first surface of the first nitride semiconductor layer and having a greater bandgap than that of the first nitride semiconductor layer;

a doped group III-V semiconductor layer over the second nitride semiconductor layer, wherein the doped group III-V semiconductor layer comprises a first portion and a second portion having different thicknesses;

a gate layer disposed on the first portion and the second portion of the doped group III-V semiconductor layer; and

a drain electrode disposed proximal to the first portion of the doped group III-V semiconductor layer, wherein the first portion of the doped group III-V semiconductor layer is located between the second portion of the doped group III-V semiconductor layer and the drain electrode,

wherein a thickness of the first portion of the doped group III-V semiconductor layer is greater than a thickness of the second portion of the doped group III-V semiconductor layer,

wherein along a direction parallel to the first surface of the first nitride semiconductor layer, a width of the first portion of the doped group III-V semiconductor layer is greater than a width of the second portion of the doped III-V semiconductor layer.

2. The semiconductor device according to claim 1 , wherein the gate layer directly contacts the first portion and the second portion of the doped group III-V semiconductor layer.

3. The semiconductor device according to claim 1 , wherein the doped group III-V semiconductor layer further comprises a third portion, the second portion is between the first portion and third portion.

4. The semiconductor device according to claim 3 , wherein a thickness of the third portion of the doped group III-V semiconductor layer is greater than the thickness of the second portion of the doped group III-V semiconductor layer.

5. The semiconductor device according to claim 3 , wherein a thickness of the third portion of the doped group III-V semiconductor layer is substantially the same as the thickness of the first portion of the doped group III-V semiconductor layer.

6. The semiconductor device according to claim 1 , wherein a difference between the thicknesses of the first portion and the second portion of the doped group III-V semiconductor layer is from about 5 nm to about 100 nm.

7. The semiconductor device according to claim 1 , wherein the doped group III-V semiconductor layer has a first surface facing the gate layer, the first surface of the doped group III-V semiconductor layer comprising a first part and a second part adjacent to the first part, the first part and the second part being at different elevations.

8. A method for fabricating a semiconductor device, comprising:

forming a first nitride semiconductor layer;

forming a second nitride semiconductor layer on a first surface of the first nitride semiconductor layer, the second nitride semiconductor layer having a greater bandgap than that of the first nitride semiconductor layer;

forming a doped group III-V semiconductor layer over the second nitride semiconductor layer, wherein the doped group III-V semiconductor layer comprises a first portion and a second portion having different thicknesses;

forming a gate layer on the first portion and the second portion of the doped group III-V semiconductor layer; and

forming a drain electrode proximal to the first portion of the doped group III-V semiconductor layer, wherein the first portion of the doped group III-V semiconductor layer is located between the second portion of the doped group III-V semiconductor layer and the drain electrode,

wherein a thickness of the first portion of the doped group III-V semiconductor layer is greater than a thickness of the second portion of the doped group III-V semiconductor layer,

wherein along a direction parallel to the first surface of the first nitride semiconductor layer, a width of the first portion of the doped group III-V semiconductor layer is greater than a width of the second portion of the doped III-V semiconductor layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 31, 2020
From: ZHANG, ANBANG
To: INNOSCIENCE (SUZHOU) TECHNOLOGY CO., LTD.
Reel/Frame 054782/0842 →
Continuity (1)
Related Publication 20220310789A1 · Sep 29, 2022