IP Library › Granted Patent US 12,001,811
Granted Patent B2
US 12,001,811 · App. 17/281,021 · Granted Jun 4, 2024

Product-sum operation device, logical calculation device, neuromorphic device, and multiply-accumulate method

Inventors: Kuniyasu Ito (Tokyo, JP); Tatsuo Shibata (Tokyo, JP)
Assignee: TDK CORPORATION
G06F7/5443G06G7/16G06N3/065
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,001,811
App. No.
17/281,021
Granted
Jun 4, 2024
Kind
B2
Abstract

A multiply-accumulate calculation device includes: multiple calculation units which generates output signals by multiplying an input signal corresponding to an input value and having a rising part, a signal part, and a falling part by a weight, and output the output signals; an accumulate calculation unit configured to calculate a sum of the output signals output from the plurality of multiple calculation units; and a correction unit configured to execute correction processing for correcting the sum of the output signals on the basis of a correction value including at least one of a first value incorporated into the sum by a current flowing into variable resistors of the multiple calculation units due to the rising part of the input signal, and a second value incorporated into the sum by a current flowing into the variable resistors of the multiple calculation units due to the falling part of the input signal.

Claims (23)

1. A multiply-accumulate calculation device comprising:

a plurality of multiple calculation units configured to generate output signals by multiplying an input signal corresponding to an input value and having a rising part, a signal part, and a falling part by a weight, and output the output signals;

an accumulate calculation unit configured to calculate a sum of the output signals output from the plurality of multiple calculation units; and

a correction unit configured to execute correction processing for correcting the sum of the output signals on the basis of a correction value including at least one of a first value incorporated into the sum by a current flowing into variable resistors of the plurality of multiple calculation units due to the rising part of the input signal, and a second value incorporated into the sum by a current flowing into the variable resistors of the plurality of multiple calculation units due to the falling part of the input signal.

2. The multiply-accumulate calculation device according to claim 1 , wherein each of the plurality of multiple calculation units includes a magnetoresistance effect element representing a magnetoresistance effect.

3. The multiply-accumulate calculation device according to claim 1 , wherein each of the plurality of multiple calculation units includes a resistance change element having a write terminal, a common terminal, and a read terminal.

4. The multiply-accumulate calculation device according to claim 1 , further comprising an input circuit configured to input an input signal for correction having the rising part and the falling part to the multiple calculation units,

wherein the multiple calculation units is further configured to generate output signals for correction by multiplying the input signal for correction by a weight, and output the output signals for correction,

the accumulate calculation unit is further configured to calculate a sum of the output signals for correction output from the plurality of multiple calculation units, and

the correction unit is configured to execute the correction processing using the sum of the output signals for correction as the correction value.

5. The multiply-accumulate calculation device according to claim 1 , further comprising a correction value storage unit configured to store the correction value.

6. The multiply-accumulate calculation device according to claim 1 , wherein the input signal is input to the multiple calculation units through resistors.

7. The multiply-accumulate calculation device according to claim 2 , further comprising a correction value storage unit configured to store the correction value.

8. The multiply-accumulate calculation device according to claim 3 , further comprising a correction value storage unit configured to store the correction value.

9. The multiply-accumulate calculation device according to claim 4 , further comprising a correction value storage unit configured to store the correction value.

10. The multiply-accumulate calculation device according to claim 2 , wherein the input signal is input to the multiple calculation units through resistors.

11. The multiply-accumulate calculation device according to claim 3 , wherein the input signal is input to the multiple calculation units through resistors.

12. The multiply-accumulate calculation device according to claim 4 , wherein the input signal is input to the multiple calculation units through resistors.

13. The multiply-accumulate calculation device according to claim 5 , wherein the input signal is input to the multiple calculation units through resistors.

14. A multiply-accumulate calculation method comprising:

generating, by a plurality of multiple calculation units, output signals by multiplying an input signal corresponding to an input value and having a signal part, a rising part, and a falling part by a weight, and outputting the output signals;

calculating, by an accumulate calculation unit, a sum of the output signals output by the plurality of multiple calculation units; and

executing, by a correction unit, correction processing for correcting the sum of the output signals on the basis of a correction value including at least one of a first value incorporated into the sum by a current flowing into variable resistors of the plurality of multiple calculation units due to the rising part of the input signal, and a second value incorporated into the sum by a current flowing into the variable resistors of the plurality of multiple calculation units due to the falling part of the input signal.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 29, 2021
From: ITO, KUNIYASU; SHIBATA, TATSUO
To: TDK CORPORATION
Reel/Frame 055751/0664 →
Continuity (1)
Related Publication 20210349693A1 · Nov 11, 2021