IP Library › Granted Patent US 11,863,917
Granted Patent B2
US 11,863,917 · App. 17/286,446 · Granted Jan 2, 2024

Assembly of network switch ASIC with optical transceivers

Inventors: Stefan Meister (Berlin, DE); Hanjo Rhee (Berlin, DE); Moritz Grehn (Berlin, DE); Sven Otte (Hohen Neuendorf, DE); Andrea Zanzi (Berlin, DE); Mischa Gehring (Hohen Neuendorf, DE)
Assignee: SICOYA GMBH
H04Q11/0005G02B6/423G02B6/4246H04Q2011/0016H04Q2213/1301
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,863,917
App. No.
17/286,446
Granted
Jan 2, 2024
Kind
B2
Abstract

The invention relates to a switch system comprising one or more optical transceiver assemblies ( 14 ) connected to a switch ASIC ( 29 ).

Claims (61)

1. A switch system comprising:

an optical transceiver assembly connected to a switch ASIC;

wherein a digital signal processing chip of the optical transceiver assembly is located next to a transceiver chip on a primary high-speed substrate,

wherein the primary high-speed substrate is electrically and mechanically connected to a second high-speed substrate;

wherein the switch ASIC is electrically and mechanically connected to the second high-speed substrate;

wherein a distance from the digital signal processing chip to the switch ASIC is smaller than a distance from the transceiver chip to the switch ASIC;

wherein a pluggable optical connector of the optical transceiver assembly comprises a first heat spreader, wherein the first heat spreader is integral to and movable together with the pluggable connector; and

wherein the heat spreader comprises an overlap section, wherein the overlap section overlaps with both the digital signal processing chip and the transceiver chip when the pluggable optical connector is plugged in;

wherein the digital signal processing chip and the transceiver chip are sandwiched between the first heat spreader of the pluggable optical connector and the primary high-speed substrate when the pluggable optical connector is plugged to a transceiver receptacle.

2. The switch system of claim 1 ,

wherein the switch ASIC is configured to switch electrical signals,

wherein the optical transceiver assembly comprises a layer stack, and

wherein the layer stack includes the following:

the transceiver chip,

a plurality of optical beam forming layers, wherein each of the plurality optical beam forming layers contain lenses or lens arrays etched into the layers' material and which are configured to form an optical beam,

a pluggable optical interface including mechanical guide pins located inside the layer stack, and

an optical imaging system expanding and collimating the optical beam.

3. The switch system of claim 2 ,

wherein the digital signal processing chip is located between the switch ASIC and the transceiver chip, and

wherein the transceiver chip is located between the digital signal processing chip and a fiber ribbon.

4. The switch system of claim 1 , wherein a second heat spreader is located on top of the transceiver assembly.

5. The switch system of claim 4 , wherein the first heat spreader is located above both the digital signal processing chip and the transceiver chip when the pluggable optical connector is plugged to the transceiver receptacle.

6. The switch system of claim 4 , wherein the first heat spreader is configured to hold the pluggable optical connector in position and to dissipate heat.

7. The switch system of claim 1 , wherein the pluggable optical connector encompasses a stack of silicon pieces configured so that heat can be very efficiently dissipated away from the transceiver chip.

8. The switch system of claim 1 , wherein the switch ASIC is configured to switch electrical signals.

9. The switch system of claim 1 , wherein the primary high-speed substrate is electrically and mechanically connected to the second high-speed substrate via a ball grid array or a land grid array on the bottom of the primary high-speed substrate.

10. The switch system of claim 1 , wherein the primary high-speed substrate is rectangularly shaped and has dimensions in the range of 7-10 mm by 20-40 mm.

11. The switch system of claim 1 , wherein the optical transceiver assembly comprises eight optical transceiver assemblies, and wherein four optical transceiver assemblies are arranged on each side of the switch ASIC and are located in the same plane as the switch ASIC.

12. The switch system of claim 1 , wherein the optical transceiver assembly includes one alignment feature for coarse alignment and a second alignment feature for fine alignment.

13. The switch system of claim 12 , wherein the second alignment feature is implemented in a layer stack of one or both of the pluggable optical connector and the transceiver receptacle.

14. The switch system of claim 1 , wherein the primary high speed substrate is a circuit board.

15. The switch system of claim 1 , wherein the pluggable optical connector comprises silicon.

16. The switch system of claim 1 , wherein the first heat spreader of the pluggable optical connector comprises silicon.

17. A switch system comprising:

an optical transceiver assembly;

wherein the optical transceiver assembly is connected to a switch ASIC;

wherein the switch ASIC switches electrical signals;

wherein the optical transceiver assembly includes a layer stack; and

wherein the layer stack comprises:

a transceiver chip,

optical beam forming layers, which each layer includes lenses or lens arrays etched into the layers' material and which are configured to form an optical beam,

a pluggable optical interface including mechanical guide pins, and

an optical imaging system expanding and collimating the optical beam;

wherein a digital signal processing chip of the optical transceiver assembly is located next to the transceiver chip on a primary high-speed substrate,

wherein the primary high-speed substrate is electrically and mechanically connected to a second high-speed substrate;

wherein the switch ASIC is electrically and mechanically connected to the second high-speed substrate;

wherein a distance from the digital signal processing chip to the switch ASIC is smaller than a distance from the transceiver chip to the switch ASIC;

wherein a pluggable optical connector of the optical transceiver assembly comprises a first heat spreader, wherein the first heat spreader is integral to and movable together with the pluggable connector; and

wherein the heat spreader comprises an overlap section, wherein the overlap section overlaps with both the digital signal processing chip and the transceiver chip when the pluggable optical connector is plugged in;

wherein the digital signal processing chip and the transceiver chip are sandwiched between the first heat spreader of the pluggable optical connector and the primary high-speed substrate when the pluggable optical connector is plugged to a transceiver receptacle.

18. The switch system of claim 17 ,

wherein the digital signal processing chip is located between the switch ASIC and the transceiver chip, and

wherein the transceiver chip is located between the digital signal processing chip and a fiber ribbon.

19. The switch system of claim 17 , wherein a second heat spreader is placed on top of the transceiver assembly.

20. The switch system of claim 19 , wherein the first heat spreader is located above both the digital signal processing chip and the transceiver chip when the pluggable optical connector is plugged to the transceiver receptacle.

21. The switch system of claim 19 , wherein the first heat spreader is configured to hold the pluggable optical connector into position and to dissipate heat.

22. The switch system of claim 17 , wherein the pluggable optical connector encompasses a stack of silicon pieces configured so that heat can be very efficiently dissipated away from the transceiver chip.

23. The switch system of claim 17 , wherein the primary high-speed substrate is electrically and mechanically connected to the second high-speed substrate via a ball grid array or a land grid array on the bottom of the primary high-speed substrate.

24. The switch system of claim 17 , wherein the optical transceiver assembly comprises eight optical transceiver assemblies, and wherein four optical transceiver assemblies are arranged on each side of the switch ASIC and are located in the same plane as the switch ASIC.

25. The switch system of claim 24 , wherein the optical transceiver assembly includes one alignment feature for coarse alignment and a second alignment feature for fine alignment.

26. The switch system of claim 17 , wherein the primary high speed substrate is a circuit board.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 15, 2021
From: MEISTER, STEFAN; RHEE, HANJO; GREHN, MORITZ; OTTE, SVEN; ZANZI, ANDREA; GEHRING, MISCHA
To: SICOYA GMBH
Reel/Frame 056872/0563 →
Priority Claims (1)
DE 10 2018 218 074.1 · Oct 23, 2018 · national
Continuity (1)
Related Publication 20210392419A1 · Dec 16, 2021
Cited By (12)
US 50,979 US 12,189,195 US 12,197,019 US 12,265,259 US 12,321,021 US 12,379,555 US 12,405,433 US 12,490,401 US 12,546,958 US 12,554,078 US 12,560,770 US 12,704,688