IP Library Granted Patent US 11,855,591
Granted Patent B2
US 11,855,591 · App. 17/291,740 · Granted Dec 26, 2023

Signal combiner

Inventor: William James Gilbert (Kensington, AU)
Assignee: Diraq Pty Ltd
G06N10/00H02M7/02H03F3/213
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,855,591
App. No.
17/291,740
Granted
Dec 26, 2023
Kind
B2
Abstract

The present disclosure relates to a new combiner/attenuator circuit that provides improved performance, specifically the combiner/attenuator circuit disclosed is capable of operating at a temperature of 4K and provides an improved frequency response and filtering.

Claims (26)

1. An electronic combiner circuit comprising:

a Direct Current (DC) bias input, an Alternating Current (AC) control input and a signal output, the DC bias input being arranged to receive a DC signal and couple the DC signal to the signal output in DC, the AC control input being arranged to receive an AC signal and couple the AC signal to the signal output at any frequency, the signal output being arranged to provide a combined signal for operating a quantum device;

a first conductive path arranged between the AC control input and the signal output, the first conductive path being such that a DC component of a signal provided at the AC control input is prevented from being transmitted from the AC control input to the signal output along the first conductive path; and

a second conductive path arranged between the AC control input and the signal outputs the second conductive path being such that the DC component of the signal provided at the AC control input transmits from the AC control input to the signal output along the second conductive path.

2. The electronic combiner circuit of claim 1 , wherein the first conductive path comprises a filter circuit.

3. The electronic combiner circuit of claim 2 , wherein the filter circuit comprises one or more filtering stages.

4. The electronic combiner circuit of claim 3 , wherein the filter circuit comprises an attenuator.

5. The electronic combiner circuit of claim 2 , wherein the filter circuit is such that the impedance of the first conductive path is matched to the AC control input and a load of the combiner circuit.

6. The electronic combiner circuit of claim 1 , wherein the first conductive path is a 50Ω path.

7. The electronic combiner circuit of claim 1 , wherein the second conductive path comprises a filter circuit.

8. The electronic combiner circuit of claim 7 , wherein the second conductive path comprises a variable attenuator.

9. The electronic combiner circuit of claim 8 , wherein the variable attenuator of the second conductive path is configured to provide a 50:1 attenuation ratio within a main bandwidth of the filter circuit of the second conductive path and a nominal attenuation of 25:1 at low-frequencies outside of the main bandwidth of the filter circuit of the second conductive path.

10. The electronic combiner circuit of claim 1 , wherein a conductive path between the DC bias input and the signal output comprises a low-pass filter circuit.

11. The electronic combiner circuit of claim 10 , wherein the low-pass filter circuit comprises one or more stages.

12. The electronic combiner circuit of claim 10 , wherein the conductive path between the DC bias input and the signal output comprises an attenuator circuit arranged to limit the power dissipated by the combiner circuit.

13. The electronic combiner circuit of claim 1 , wherein the combiner circuit is arranged to operate at a temperature of 4K.

14. A quantum computer comprising one or more electronic combiner circuits, wherein at least one of the one or more electronic combiner circuits comprises:

a Direct Current (DC) bias input, an Alternating Current (AC) control input and a signal output, the DC bias input being arranged to receive a DC signal and couple the DC signal to the signal output in DC, the AC control input being arranged to receive an AC signal and couple the AC signal to the signal output at any frequency, and the signal output being arranged to provide a combined signal for operating the quantum computer;

a first conductive path arranged between the AC control input and the signal output, the first conductive path being such that a DC component of a signal provided at the AC control input is prevented from being transmitted from the AC control input to the signal output along the first conductive path; and

a second conductive path arranged between the AC control input and the signal output, the second conductive path being such that the DC component of the signal provided at the AC control input transmits from the AC control input to the signal output along the second conductive path.

15. The quantum computer of claim 14 , wherein the first conductive path comprises a filter circuit.

16. The quantum computer of claim 15 , wherein the filter circuit comprises one or more filtering stages.

17. The quantum computer of claim 16 , wherein the filter circuit comprises an attenuator.

18. The quantum computer of claim 15 , wherein the filter circuit is such that the impedance of the first conductive path is matched to the AC control input and a load of the combiner circuit.

19. The quantum computer of claim 14 , wherein the first conductive path is a 50 Ω path.

20. The quantum computer of claim 14 , wherein the second conductive path comprises a filter circuit.

Assignments (3)
CHANGE OF NAME Recorded Aug 22, 2022
From: SIMOS NEWCO PTY LTD
To: DIRAQ PTY LTD
Reel/Frame 061521/0017 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 29, 2022
From: NEWSOUTH INNOVATIONS PTY LIMITED
To: SIMOS NEWCO PTY LTD
Reel/Frame 060675/0325 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 18, 2021
From: GILBERT, WILLIAM JAMES
To: NEWSOUTH INNOVATIONS PTY LIMITED
Reel/Frame 056582/0205 →
Priority Claims (1)
AU 2018904404 · Nov 12, 2018 · national
Continuity (1)
Related Publication 20220012620A1 · Jan 13, 2022