IP Library › Granted Patent US 12,142,580
Granted Patent B2
US 12,142,580 · App. 17/306,034 · Granted Nov 12, 2024

Integrated circuit physical security device having a security cover for an integrated circuit

Inventors: Ryan Albright (Beaverton, OR); William Andrew Mecham (Elk Grove, CA); Michael Thompson (Wilsonville, OR); Aaron Richard Carkin (Hillsboro, OR); William Ryan Weese (Portland, OR); Benjamin Goska (Portland, OR)
Assignee: Nvidia Corporation
H01L23/573H01L23/49838
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,142,580
App. No.
17/306,034
Granted
Nov 12, 2024
Kind
B2
Abstract

Devices and methods for physical chip security are disclosed. In at least one embodiment, a security module is secured to a board to restrict physical access to an integrated circuit mounted on the security module and provides one or more contacts enabling data access to the integrated circuit.

Claims (30)

1. A system, comprising:

a security module having an integrated circuit (IC) mounted within a recess formed in the security module, the security module having one or more test points communicatively coupled to the IC, the security module providing pads formed along a lip of the recess and coupled to trace lines extending through a body of the security module to allow data access to the IC via a board, and the security module preventing access to the IC and the one or more test points from at least three sides when secured to the board.

2. The system of claim 1 , wherein the pads are embedded, at least partially, within a thickness of the body of the security module.

3. The system of claim 2 , wherein the pads are inaccessible from an external location when the security module is secured to the board.

4. The system of claim 1 ,

wherein the one or more test points are arranged in the recess on a base that supports the IC.

5. The system of claim 1 , further comprising:

a void between the IC and the board when the security module is secured to the board, wherein the void physically separates the IC from the board.

6. The system of claim 1 , wherein the pads are arranged along a perimeter of the recess formed in the security module, the pads to form a physical coupling between the security module and the board and a communicative coupling between the security module and the board.

7. The system of claim 6 , wherein at least a portion of the pads are aligned with leads formed in the board at a mounting location when the security module is secured to the board.

8. A system, comprising:

a security cover for an integrated circuit (IC), the security cover having a recess for the IC and one or more test points on the security cover communicatively coupled to the IC, the security cover to secure, in a downward facing position, to a board such that the recess is covered by the board, the recess having one or more communication ports formed along a lip of the recess and coupled to the IC by one or more conductive traces extending through a body portion of the security cover to permit communication with the IC prior to installation of the security cover on the board, the one or more communication ports and the one or more test points being inaccessible after installation of the security cover on the board.

9. The system of claim 8 , wherein the one or more communication ports are pads arranged along an interior surface of the recess.

10. The system of claim 8 , wherein when the security cover is secured to the board, the IC is positioned on a base separated from the board by a gap.

11. The system of claim 8 , wherein the one or more test points are arranged in the recess.

12. The system of claim 8 , wherein the security cover is formed from a layered material having at least one conductive layer.

13. The system of claim 8 , further comprising:

a thermal material positioned within the recess and at least partially covering the IC, the thermal material to separate the IC from the board after installation on the board.

14. The system of claim 8 ,

wherein the one or more conductive traces are positioned within the body portion of the security cover, the one or more conductive traces electrically coupling the IC to the one or more communication ports and being inaccessible after installation on the board.

15. The system of claim 8 , wherein when the security cover is secured to the board, the one or more communication ports receive a coupling material to secure the security cover to the board.

16. The system of claim 15 , wherein the coupling material is a soldering material.

17. A system, comprising:

a printed circuit board (PCB) associated with a server unit, the PCB having one or more mating connectors;

one or more circuitry components to be protected; and

a security module for securing the one or more circuitry components to the PCB, the one or more circuitry components positioned within a recess formed in the security module, the security module having one or more test points communicatively coupled to the one or more circuitry components, the security module secured to the PCB such that top side access to the one or more circuitry components and access to the one or more test points is blocked by at least a portion of a base of the security module, wherein the one or more mating connectors are coupled to internal communication ports formed along a lip of the recess, the internal communication ports communicatively coupled to at least one of the one or more circuitry components.

18. The system of claim 17 , wherein the internal communication ports are inaccessible from an exterior location after the security module is coupled to the PCB.

19. The system of claim 17 ,

wherein the one or more test points are arranged in the recess.

20. The system of claim 17 , wherein the one or more circuitry components are physically separated from the PCB after the security module is coupled to the PCB.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 10, 2021
From: ALBRIGHT, RYAN; MECHAM, WILLIAM ANDREW; THOMPSON, MICHAEL; CARKIN, AARON RICHARD; WEESE, WILLIAM RYAN; GOSKA, BENJAMIN
To: NVIDIA CORPORATION
Reel/Frame 056183/0939 →
Continuity (1)
Related Publication 20220352099A1 · Nov 3, 2022