IP Library Granted Patent US 12,602,573
Granted Patent B2
US 12,602,573 · App. 17/314,751 · Granted Apr 14, 2026

Neural network robustness via binary activation

Inventors: William Mark Severa (Albuquerque, NM); Craig Michael Vineyard (Cedar Crest, NM); Ryan Anthony Dellana (Albuquerque, NM); Abrar Anwar (Rosenberg, TX)
Assignee: National Technology & Engineering Solutions of Sandia, LLC
G06N3/063G06F18/2113G06F18/217G06N3/045G06N3/048G06N3/049G06N3/08
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,602,573
App. No.
17/314,751
Granted
Apr 14, 2026
Kind
B2
Abstract

A method of increasing neural network robustness. The method comprises defining an artificial neural network comprising a number of bounded ramp activation functions. The network is trained iteratively in a layer-by-layer fashion. Each iteration increases the slope of the activation functions toward a discrete threshold activation and stops when the activation functions converge to the threshold activation and the network exhibits spiking behavior. Alternatively, weight agnostic neural networks are created, wherein nodes in the networks comprise fixed shared weights. A subset of networks is identified that comprise activation functions compatible with neuromorphic hardware and are tested with a specified number of shared weight values. A score is generated for each combination of network and weight value according to performance and mapping to neuromorphic hardware, and the networks are ranked. The networks are then combined according to ranking to create a new network that exhibits spiking behavior.

Claims (75)

1. A method of increasing a robustness of a neural network, the method comprising providing a drop-in mechanism for tailoring a deep neural network into a spiking hardware platform or other binary threshold activation platform by using a number of processors to perform the steps of:

defining an artificial neural network, wherein the artificial neural network is weight agnostic and comprises a number of bounded ramp activation functions;

iteratively training the artificial neural network into a spiking network in a layer-by-layer fashion, wherein each iteration of training increases g slope of the bounded ramp activation functions toward a discrete threshold activation, wherein iterations of training incorporate constraints selectively targeting discrete communication between nodes and thereby pushing the artificial neural network towards discrete spike activations shifting a gradient of bounded rectified linear unit activations incrementally toward a discrete perceptron-like step followed by fine-tuning of the artificial neural network to account for any losses while pushing towards the discrete spike activations;

stopping training of the artificial neural network when the number of bounded ramp activation functions converge to the discrete threshold activation and the artificial neural network exhibits spiking behavior;

implementing the spiking network in neuromorphic hardware; and

testing the spiking network for transient upsets or progressive degradation by injecting noise into the neural network by wrapping a memory using a noise generator.

2. The method of claim 1 , further comprising feeding noise into the neural network during training and, responsive to the noise, adjusting hyperparameters of the artificial neural network.

3. The method of claim 2 , further comprising adjusting neural network hyperparameters in response to the noise.

4. The method of claim 2 , further comprising adjusting a training dataset in response to the noise.

5. The method of claim 2 , further comprising modifying an output of an artificial neuron responding to the noise by adjusting node weights automatically.

6. The method of claim 1 , further comprising feeding noise into the neural network after training.

7. A computer program product configured to increase a robustness of a neural network that provides a drop-in mechanism configured to tailor a deep neural network into a spiking hardware platform or other binary threshold activation platform, wherein the computer program product comprises:

a computer-readable storage medium having that comprises program instructions embodied thereon and configured to:

define an artificial neural network, wherein the artificial neural network is weight agnostic and comprises a number of bounded ramp activation functions;

iteratively train the artificial neural network into a spiking network in a layer-by-layer fashion, wherein each iteration of training increases a slope of the bounded ramp activation functions toward a discrete threshold activation, wherein iterations of training incorporate constraints that selectively target discrete communication between nodes and thereby push the artificial neural network towards discrete spike activations that shift a gradient of bounded rectified linear unit activations incrementally toward a discrete perceptron-like step;

fine-tune the artificial neural network to account for any losses incorporated into the push towards the discrete spike activations;

stop a training of the artificial neural network when the number of bounded ramp activation functions converge to the discrete threshold activation and the artificial neural network exhibits spiking behavior;

implement the spiking network in neuromorphic hardware; and

test the spiking network for transient upsets or progressive degradation with an injection of noise into the neural network with a memory wrapped by a noise generator.

8. The computer program product of claim 7 , further comprising instructions for feeding noise into the neural network during training.

9. The computer program product of claim 7 , further comprising instructions for feeding noise into the neural network after training.

10. A system configured to increase a robustness of a neural network based upon a drop-in mechanism configured to tailor a deep neural network into a spiking hardware platform or other binary threshold activation platform robustness, wherein the system comprises:

a storage device configured to store program instructions; and

one or more processors operably connected to the storage device and configured to execute the program instructions configured to cause the system to:

define an artificial neural network, wherein the artificial neural network is weight agnostic and comprises a number of bounded ramp activation functions;

iteratively train the artificial neural network into a spiking network in a layer-by-layer fashion, wherein each iteration of training increases a slope of the bounded ramp activation functions toward a discrete threshold activation, wherein iterations of training incorporate constraints that selectively target discrete communication between nodes and thereby push the artificial neural network towards discrete spike activations that shift a gradient of bounded rectified linear unit activations incrementally toward a discrete perceptron-like step;

fine-tune the artificial neural network to account for any losses incorporated into the push towards the discrete spike activations;

stop a training of the artificial neural network when the number of bounded ramp activation functions converge to the discrete threshold activation and the artificial neural network exhibits spiking behavior;

implement the spiking network in neuromorphic hardware; and

test the spiking network for transient upsets or progressive degradation with an injection of noise into the neural network with a memory wrapped by a noise generator.

11. The system of claim 10 , wherein noise is fed into the neural network during training.

12. The system of claim 10 , wherein noise is fed into the neural network after training.

13. A method of increasing a robustness of a neural network, the method comprising using a number of processors providing a drop-in mechanism for tailoring a neural network into a spiking hardware platform or other binary threshold activation platform by performing the steps of:

using iterations of training that incorporate constraints selectively targeting discrete communication between nodes and thereby pushing the neural network towards discrete spike activations shifting a gradient of bounded rectified linear unit activations incrementally toward a discrete perceptron-like step followed by fine-tuning of the neural network to account for any losses while pushing towards the discrete spike activations for creating a number of minimal weight agnostic neural networks, wherein nodes in the number of minimal weight agnostic neural networks comprise fixed shared weights;

identifying a subset of the number of minimal weight agnostic neural networks that comprise activation functions compatible with neuromorphic hardware;

implementing a spiking network in the neuromorphic hardware;

testing each neural network in the subset with a specified number of shared weight values for transient upsets or progressive degradation by injecting noise into the neural network by wrapping a memory using a noise generator;

generating a score for each combination of a neural network in the subset and a shared weight value, wherein the score is based on performance and complexity in mapping to neuromorphic hardware;

ranking all neural networks in the subset according to their respective scores; and

combining neural networks from the subset according to ranking to create a new network that exhibits spiking behavior.

14. The method of claim 13 , wherein the activation functions in the subset of neural networks comprise linear functions and threshold activation functions.

15. The method of claim 13 , wherein the subset of neural networks are tested according to parameters comprising at least one of:

accuracy;

speed;

energy consumption; or

size and complexity.

16. A computer program product configured to increase a robustness of a neural network, based upon a drop-in mechanism configured to tailor a deep neural network into a spiking hardware platform or other binary threshold activation platform and the computer program product comprising a computer-readable storage medium that comprises program instructions configured to perform the steps of:

selectively targeting, based on iterations of training incorporating constraints, discrete communication between nodes and thereby push the neural network towards discrete spike activations that shift a gradient of bounded rectified linear unit activations incrementally toward a discrete perceptron-like step followed by a fine-tuning of the neural network to account for any losses while pushing towards the discrete spike activations for creating a number of minimal weight agnostic neural networks, wherein nodes in the number of minimal weight agnostic neural networks comprise fixed shared weights;

identifying a subset of the number of minimal weight agnostic neural networks that comprise activation functions compatible with neuromorphic hardware;

implementing a spiking network in the neuromorphic hardware;

testing each neural network in the subset with a specified number of shared weight values for transient upsets or progressive degradation by injecting noise into the neural network by wrapping a memory using a noise generator;

generating a score for each combination of a neural network in the subset and a shared weight value, wherein the score is based on performance and complexity in mapping to neuromorphic hardware;

ranking all neural networks in the subset according to their respective scores; and combining neural networks from the subset according to ranking to create a new network that exhibits spiking behavior.

17. The computer program product of claim 16 , wherein the activation functions in the subset of neural networks comprise linear functions and threshold activation functions.

18. The computer program product of claim 16 , wherein the subset of neural networks are tested according to parameters comprising at least one of:

accuracy;

speed;

energy consumption; or

size and complexity.

19. A system configured to increase a robustness of a neural network based upon a drop-in mechanism configured to tailor a deep neural network into a spiking hardware platform or other binary threshold activation platform, the system comprising:

a storage device configured to store program instructions; and

one or more processors operably connected to the storage device and configured to execute the program instructions to cause the system to:

create a number of minimal weight agnostic neural networks, wherein nodes in the number of minimal weight agnostic neural networks comprise fixed shared weights by using iterations of training that incorporate constraints that electively target discrete communication between nodes and thereby push the number of minimal weight agnostic neural networks towards discrete spike activations that shift a gradient of bounded rectified linear unit activations incrementally toward a discrete perceptron-like step followed by a fine-tuning of the number of minimal weight agnostic neural network that accounts for any losses while pushing towards the discrete spike activations;

identify a subset of the number of minimal weight agnostic neural networks that comprise activation functions compatible with neuromorphic hardware;

implement a spiking network in neuromorphic hardware;

test each neural network in the subset with a specified number of shared weight values for transient upsets or progressive degradation with an injection of noise into the neural network with a memory wrapped by a noise generator;

generate a score for each combination of a neural network in the subset and a shared weight value, wherein the score is based on performance and complexity in mapping to neuromorphic hardware;

rank all neural networks in the subset according to their respective scores; and

combine neural networks from the subset according to ranking to create a new network that exhibits spiking behavior.

20. The system of claim 19 , wherein the activation functions in the subset of neural networks comprise linear functions and threshold activation functions.

21. The system if claim 19 , wherein the subset of neural networks are tested according to parameters comprising at least one of:

accuracy;

speed;

energy consumption; or

size and complexity.

Assignments (2)
CONFIRMATORY LICENSE Recorded Jun 5, 2026
From: NATIONAL TECHNOLOGY & ENGINEERING SOLUTIONS OF SANDIA, LLC
To: NNSA
Reel/Frame 074860/0908 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 24, 2021
From: SEVERA, WILLIAM MARK; VINEYARD, CRAIG MICHAEL; DELLANA, RYAN ANTHONY; ANWAR, ABRAR
To: NATIONAL TECHNOLOGY & ENGINEERING SOLUTIONS OF SANDIA, LLC
Reel/Frame 056657/0646 →
Continuity (2)
Continuation In Part 16146904 · Sep 28, 2018
Related Publication 20210350236A1 · Nov 11, 2021
References Cited (29)
US 4874963A · Alspector · 1989 [cited by examiner]
US 20150088795A1 · Golovashkin · 2015 [cited by examiner]
US 20150106316A1 · Birdwell · 2015 [cited by examiner]
US 20160321542A1 · Towal · 2016 [cited by examiner]
US 20180068218A1 · Yoo · 2018 [cited by examiner]
US 20180174033A1 · Davies · 2018 [cited by examiner]
US 20180174042A1 · Srinivasa · 2018 [cited by examiner]
US 20190340500A1 · Olmschenk · 2019 [cited by examiner]
US 20200322500A1 · Mogaki · 2020 [cited by examiner]
Taniguchi, Yasuyuki, et al. “Activation function manipulation for fault tolerant feedforward neural networks.” Proceedings Eighth Asian Test Symposium (ATS'99). IEEE, 1999: 1-6 (Year: 1999). [cited by examiner]
Plagianakos, et al. “Training neural networks with threshold activation functions and constrained integer weights.” Proceedings of the IEEE-INNS-ENNS IJCNN 2000. Neural Computing: New Challenges and Perspectives for the… [cited by examiner]
Huang, Guang-Bin, et al. “Can threshold networks be trained directly ?. ” IEEE Transactions on Circuits and Systems II: Express Briefs 53.3 (2006): 187-191. (Year: 2006). [cited by examiner]
Soltiz, Michael. “Hardware neuromorphic learning systems utilizing memristive devices.” (2012): i-65 (Year: 2012). [cited by examiner]
Soltiz, Michael, et al. “Memristor-based neural logic blocks for nonlinearly separable functions.” IEEE Transactions on computers 62.8 (2013): 1597-1606. (Year: 2013). [cited by examiner]
Jeyanthi, S. et al. “Implementation of single neuron using various activation functions with FPGA.” 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies. IEEE, 2014: 1126-113… [cited by examiner]
Abrol, Sahil, and Rita Mahajan. “Implementation of single artificial neuron using various activation functions and XOR gate on FPGA chip.” 2015 Second international conference on advances in computing and communication … [cited by examiner]
Severa, William, et al. “Spiking network algorithms for scientific computing.” 2016 IEEE international conference on rebooting computing (ICRC). IEEE, 2016. (Year: 2016). [cited by examiner]
Hill, Aaron J., et al. “A spike-timing neuromorphic architecture.” 2017 IEEE International Conference on Rebooting Computing (ICRC). IEEE, 2017: 1-8 (Year: 2017). [cited by examiner]
Verzi, Stephen J., et al. “Optimization-based computation with spiking neurons.” 2017 International Joint Conference on Neural Networks (IJCNN). IEEE, 2017: 2015-2022 (Year: 2017). [cited by examiner]
James, Conrad D., et al. “A historical survey of algorithms and hardware architectures for neural-inspired and neuromorphic computing applications.” Biologically Inspired Cognitive Architectures 19 (2017): 49-64. (Year:… [cited by examiner]
Draelos, Timothy J., et al. “Neurogenesis deep learning: Extending deep networks to accommodate new classes.” 2017 International Joint Conference on Neural Networks (IJCNN). IEEE, 2017: 526-533 (Year: 2017). [cited by examiner]
Smith, Michael R., et al. “A novel digital neuromorphic architecture efficiently facilitating complex synaptic response functions applied to liquid state machines.” 2017 International Joint Conference on Neural Networks… [cited by examiner]
Severa, William, et al. “Spiking neural algorithms for markov process random walk.” 2018 International Joint Conference on Neural Networks (IJCNN). IEEE, Jul. 2018. (Year: 2018). [cited by examiner]
Severa, William, et al. “Whetstone: A method for training deep artificial neural networks for binary communication.” arXiv preprint arXiv: 1810.11521 (2018). (Year: 2018). [cited by examiner]
Bouvier, Maxence, et al. “Spiking neural networks hardware implementations and challenges: A survey.” ACM Journal on Emerging Technologies in Computing Systems (JETC) 15.2 (2019): 1-35. (Year: 2019). [cited by examiner]
Valencia, Daniel, and Amir Alimohammad. “Neural spike sorting using binarized neural networks.” IEEE Transactions on Neural Systems and Rehabilitation Engineering 29 (2020): 206-214. (Year: 2020). [cited by examiner]
Aimone, James Bradley, et al. Mosaics, The Best of Both Worlds: Analog devices with Digital Spiking Communication to build a Hybrid Neural Network Accelerator. No. SAND-2020-10583. Sandia National Lab.(SNL-NM), Albuquer… [cited by examiner]
Severa W. et al., “Training Deep Neural Networks for Binary Communication with the Whetstone Method,” Nature Machine Intelligence, vol. 1, Feb. 2019, pp. 86-94. [cited by applicant]
Gaier, A. and Ha, D., “Weight Agnostic Neural Networks,” 33rd Conference on Neural Information Processing Systems (NeurIPS 2019), Vancouver, Canada, 19 pages. [cited by applicant]