IP Library Granted Patent US 12,362,002
Granted Patent B2
US 12,362,002 · App. 17/322,724 · Granted Jul 15, 2025

Staggered read recovery for improved read window budget in a three dimensional (3D) NAND memory array

Inventors: Rifat Ferdous (Lafayette, IN); Sung-Taeg Kang (Palo Alto, CA); Rohit S. Shenoy (Fremont, CA); Ali Khakifirooz (Brookline, MA); Dipanjan Basu (Portland, OR)
Assignee: Intel NDTM US LLC
G11C11/4085G11C7/04G11C11/4074G11C11/409G11C16/0483G11C16/08G11C16/32
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,362,002
App. No.
17/322,724
Granted
Jul 15, 2025
Kind
B2
Abstract

At the end of or after a reading operation in a 3D (three dimensional) NAND array, the wordlines of the 3D NAND array can be transitioned to ground in a staggered manner. The 3D NAND array includes a 3D stack with multiple wordlines vertically stacked, including a bottom-most wordline, a top-most wordline, and middle wordlines between the bottom-most wordline and the top-most wordline. A controller that controls the reading can set the multiple wordlines to a high voltage at the end or after the reading operation and then transition a selected wordline of the multiple wordlines from the high voltage to ground prior to transitioning the other wordlines to ground. Thus, the controller will transition the other wordlines from the high voltage to ground after a delay.

Claims (22)

1. A method for reading a NAND device, comprising:

reading a 3D (three dimensional) NAND device having a 3D stack with multiple wordlines vertically stacked, including setting the multiple wordlines to a high voltage bias, wherein the multiple wordlines include a bottom-most wordline, a top-most wordline, and middle wordlines between the bottom-most wordline and the top-most wordline;

transitioning a selected wordline of the multiple wordlines from the high voltage bias to ground, wherein the selected wordline is a selected middle wordline of the middle wordlines, the selected middle wordline being a critical wordline having a higher sensitivity to temperature change than other wordlines in the 3D stack;

delaying a transitioning of other wordlines of the multiple wordlines from the high voltage bias to ground relative to the transitioning of the selected wordline of the multiple wordlines from the high voltage bias to ground; and

transitioning the other wordlines from the high voltage bias to ground after the delaying.

2. The method of claim 1 , wherein the selected wordline comprises either the bottom-most wordline or the top-most wordline.

3. The method of claim 1 , wherein the selected middle wordline comprises a wordline halfway between the bottom-most wordline and the top-most wordline.

4. The method of claim 1 , wherein the selected middle wordline comprises a wordline selected for read.

5. The method of claim 1 , wherein the selected wordline is one among a plurality of selected wordlines.

6. The method of claim 5 , wherein the plurality of selected wordlines comprise wordlines between two critical wordlines that have a higher sensitivity to temperature change than other wordlines in the 3D stack.

7. The method of claim 1 , wherein transitioning the selected wordline from the high voltage bias to ground comprises transitioning the selected wordline from a pass voltage Vpassr to ground.

8. The method of claim 1 , wherein delaying the transitioning of the other wordlines, and transitioning the other wordlines from the high voltage bias to ground after the delaying comprises transitioning the other wordlines in groups of wordlines, with a transition delay between the transitioning of different groups of wordlines.

9. A NAND storage device, comprising:

a 3D (three dimensional) NAND array having a 3D stack with multiple wordlines vertically stacked, including a bottom-most wordline, a top-most wordline, and middle wordlines between the bottom-most wordline and the top-most wordline; and

a controller to read the 3D NAND array, including to set the multiple wordlines to a high voltage bias, transition a selected wordline of the multiple wordlines from the high voltage bias to ground, delay a transitioning of other wordlines of the multiple wordlines from the high voltage bias to ground relative to the transition of the selected wordline of the multiple wordlines from the high voltage bias to ground, and transition the other wordlines from the high voltage bias to ground after the delay, wherein the selected wordline is a selected middle wordline of the middle wordlines, the selected middle wordline being a critical wordline having a higher sensitivity to temperature change than other wordlines in the 3D stack.

10. The NAND storage device of claim 9 , wherein the selected wordline comprises either the bottom-most wordline or the top-most wordline.

11. The NAND storage device of claim 9 , wherein the selected middle wordline comprises a wordline halfway between the bottom-most wordline and the top-most wordline.

12. The NAND storage device of claim 9 , wherein the selected wordline is one among a plurality of selected wordlines.

13. The NAND storage device of claim 12 , wherein the plurality of selected wordlines comprise wordlines between two critical wordlines that have a higher sensitivity to temperature change than other wordlines in the 3D stack.

14. The NAND storage device of claim 9 , wherein the controller is to transition the selected wordline from a pass voltage Vpassr to ground.

15. The NAND storage device of claim 9 , wherein the controller is to transition the other wordlines in groups of wordlines, with a transition delay between the transitioning of different groups of wordlines.

16. The NAND storage device of claim 9 , wherein the NAND storage device comprises a solid state driver (SSD).

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 2, 2024
From: INTEL CORPORATION
To: INTEL NDTM US LLC
Reel/Frame 067305/0491 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 18, 2021
From: FERDOUS, RIFAT; KANG, SUNG-TAEG; SHENOY, ROHIT S.; KHAKIFIROOZ, ALI; BASU, DIPANJAN
To: INTEL CORPORATION
Reel/Frame 056277/0873 →
Continuity (1)
Related Publication 20220366962A1 · Nov 17, 2022
References Cited (21)
US 6493261B1 · Hamilton · 2002 [cited by examiner]
US 8670285B2 · Dong et al. · 2014 [cited by applicant]
US 9047973B2 · Costa et al. · 2015 [cited by applicant]
US 9349478B2 · Yuan et al. · 2016 [cited by applicant]
US 20060245251A1 · Shirota · 2006 [cited by examiner]
US 20110267890A1 · Fujiu · 2011 [cited by applicant]
US 20150003169A1 · Nam · 2015 [cited by examiner]
US 20150063037A1 · Lee · 2015 [cited by examiner]
US 20150179271A1 · Nam · 2015 [cited by examiner]
US 20150318045A1 · Yun · 2015 [cited by examiner]
US 20160189786A1 · Sakai · 2016 [cited by examiner]
US 20160247578A1 · Yun · 2016 [cited by examiner]
US 20160260489A1 · Lee · 2016 [cited by examiner]
US 20180053554A1 · Nam · 2018 [cited by examiner]
US 20180137925A1 · Nam · 2018 [cited by examiner]
US 20190378581A1 · Zhao · 2019 [cited by examiner]
US 20200411100A1 · Kamae · 2020 [cited by examiner]
US 20210020254A1 · Kim · 2021 [cited by examiner]
US 20210020256A1 · Kim · 2021 [cited by examiner]
US 20220130467A1 · Yu · 2022 [cited by examiner]
US 20220208246A1 · Choi · 2022 [cited by examiner]