IP Library Granted Patent US 11,417,688
Granted Patent B2
US 11,417,688 · App. 17/331,826 · Granted Aug 16, 2022

Liquid crystal display device and method for manufacturing the same

Inventors: Shunpei Yamazaki (Tokyo, JP); Kaoru Hatano (Kanagawa, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H01L27/124G02F1/1333G02F1/1343G02F1/136213H01L27/1225H01L27/1259H01L29/24H01L29/7869H01L29/78618H01L29/78696G02F1/136227G02F1/136231G02F2201/50
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,417,688
App. No.
17/331,826
Granted
Aug 16, 2022
Kind
B2
Abstract

Provided is a method to manufacture a liquid crystal display device in which a contact hole for the electrical connection of the pixel electrode and one of the source and drain electrode of a transistor and a contact hole for the processing of a semiconductor layer are formed simultaneously. The method contributes to the reduction of a photography step. The transistor includes an oxide semiconductor layer where a channel formation region is formed.

Claims (76)

1. A display device comprising:

a pixel portion comprising:

a transistor comprising a channel formation region comprising indium, gallium, zinc, and oxygen, the transistor comprising:

a gate electrode;

a first insulating layer over the gate electrode;

a source electrode and a drain electrode electrically connected to the channel formation region; and

a second insulating layer over the source electrode and the drain electrode;

and

a pixel electrode over and in contact with the second insulating layer, the pixel electrode being electrically connected to one of the source electrode and the drain electrode; and

a connecting portion comprising:

a first conductive layer;

the first insulating layer over the first conductive layer;

an oxide semiconductor layer over the first insulating layer;

the second insulating layer over the oxide semiconductor layer; and

a second conductive layer over and in contact with the second insulating layer,

wherein the second conductive layer is electrically connected to the first conductive layer through a contact hole provided in the first insulating layer, the oxide semiconductor layer, and the second insulating layer,

wherein the second conductive layer comprises a first edge portion and a second edge portion opposite to the first edge portion,

wherein the first edge portion of the second conductive layer comprises a region overlapping with the first conductive layer,

wherein the second edge portion of the second conductive layer comprises a region overlapping with the first conductive layer, and

wherein the second conductive layer comprises the same material as the pixel electrode.

2. The display device according to claim 1 , wherein the oxide semiconductor layer is in contact with an upper surface of the first insulating layer.

3. The display device according to claim 1 , wherein the oxide semiconductor layer comprises indium, gallium, zinc, and oxygen.

4. The display device according to claim 1 , further comprising:

a liquid crystal material over the first conductive layer.

5. The display device according to claim 1 , wherein the channel formation region comprises crystals with c-axis alignment.

6. A display device comprising:

a pixel portion comprising:

a transistor comprising a channel formation region comprising indium, gallium, zinc, and oxygen, the transistor comprising:

a gate electrode;

a first insulating layer over the gate electrode;

a source electrode and a drain electrode electrically connected to the channel formation region; and

a second insulating layer over the source electrode and the drain electrode; and

a pixel electrode over and in contact with the second insulating layer, the pixel electrode being electrically connected to one of the source electrode and the drain electrode; and

a connecting portion comprising:

a first conductive layer;

the first insulating layer over the first conductive layer;

an oxide semiconductor layer over the first insulating layer;

the second insulating layer over the oxide semiconductor layer; and

a second conductive layer over and in contact with the second insulating layer,

wherein the second conductive layer is electrically connected to the first conductive layer through a contact hole provided in the first insulating layer, the oxide semiconductor layer, and the second insulating layer,

wherein the second conductive layer comprises a first edge portion and a second edge portion opposite to the first edge portion,

wherein the first edge portion of the second conductive layer comprises a region overlapping with the first conductive layer,

wherein the second edge portion of the second conductive layer comprises a region overlapping with the first conductive layer,

wherein the second conductive layer comprises the same material as the pixel electrode, and

wherein each of the gate electrode and the second conductive layer comprises a titanium layer and a copper layer over the titanium layer.

7. The display device according to claim 6 , wherein the oxide semiconductor layer is in contact with an upper surface of the first insulating layer.

8. The display device according to claim 6 , wherein the oxide semiconductor layer comprises indium, gallium, zinc, and oxygen.

9. The display device according to claim 6 , further comprising:

a liquid crystal material over the first conductive layer.

10. The display device according to claim 6 , wherein the channel formation region comprises crystals with c-axis alignment.

11. A display device comprising:

a pixel portion comprising:

a transistor comprising a channel formation region comprising indium, gallium, zinc, and oxygen, the transistor comprising:

a gate electrode;

a first insulating layer over the gate electrode;

a source electrode and a drain electrode electrically connected to the channel formation region; and

a second insulating layer over the source electrode and the drain electrode; and

a pixel electrode over and in contact with the second insulating layer, the pixel electrode being electrically connected to one of the source electrode and the drain electrode; and

a connecting portion outside the pixel portion, the connecting portion comprising:

a first conductive layer;

the first insulating layer over the first conductive layer;

an oxide semiconductor layer over the first insulating layer;

the second insulating layer over the oxide semiconductor layer;

a second conductive layer over and in contact with the second insulating layer;

a conductive particle over and electrically connected to the second conductive layer; and

a flexible printed circuit over and electrically connected to the conductive particle,

wherein the second conductive layer is electrically connected to the first conductive layer through a contact hole provided in the first insulating layer, the oxide semiconductor layer, and the second insulating layer,

wherein the second conductive layer comprises a first edge portion and a second edge portion opposite to the first edge portion,

wherein the first edge portion of the second conductive layer comprises a region overlapping with the first conductive layer,

wherein the second edge portion of the second conductive layer comprises a region overlapping with the first conductive layer, and

wherein the second conductive layer comprises the same material as the pixel electrode.

12. The display device according to claim 11 , wherein the oxide semiconductor layer is in contact with an upper surface of the first insulating layer.

13. The display device according to claim 11 , wherein the oxide semiconductor layer comprises indium, gallium, zinc, and oxygen.

14. The display device according to claim 11 , further comprising:

a liquid crystal material over the first conductive layer.

15. The display device according to claim 11 , wherein the channel formation region comprises crystals with c-axis alignment.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 27, 2021
From: YAMAZAKI, SHUNPEI; HATANO, KAORU
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 056369/0531 →
Priority Claims (1)
JP 2010-204930 · Sep 13, 2010 · national
Continuity (6)
Continuation 16724666 · Dec 23, 2019
Continuation 15916362 · Mar 9, 2018
Continuation 15088200 · Apr 1, 2016
Continuation 14023515 · Sep 11, 2013
Continuation 13227092 · Sep 7, 2011
Related Publication 20210288075A1 · Sep 16, 2021