IP Library › Granted Patent US 12,022,063
Granted Patent B2
US 12,022,063 · App. 17/332,132 · Granted Jun 25, 2024

Image encoder that determines whether to perform CIIP on a block, image decoder, image encoding method, and image decoding method

Inventors: Ru Ling Liao (Singapore, SG); Chong Soon Lim (Singapore, SG); Jing Ya Li (Singapore, SG); Han Boon Teo (Singapore, SG); Hai Wei Sun (Singapore, SG); Che Wei Kuo (Singapore, SG); Yusuke Kato (Osaka, JP); Tadamasa Toma (Osaka, JP); Kiyofumi Abe (Osaka, JP); Takahiro Nishi (Nara, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
H04N19/107H04N19/176
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,022,063
App. No.
17/332,132
Granted
Jun 25, 2024
Kind
B2
Abstract

An image encoder includes: circuitry; and a memory coupled to the circuitry. The circuitry, in operation: calculates first values of a current block using intra prediction, the intra prediction being limited to planar mode, the planar mode using multiple reference pixels for each pixel location of the current block; calculates second values of the current block using inter prediction; calculates third values of the current block by weighting the first values and the second values; and encodes the current block using the third values, and in the calculating of the third values, a first weight is applied to the first values and a second weight is applied to the second values, the second weight being different from the first weight.

Claims (32)

1. An image encoder comprising:

circuitry; and

a memory coupled to the circuitry;

wherein the circuitry, in operation, determines whether to perform Combined Intra Inter Prediction (CIIP) on a current block,

when the CIP is determined to be performed on the current block, the circuitry:

limits intra prediction to planar mode, the planar mode using multiple reference pixels for each pixel location of the current block;

calculates first values of the current block using the intra prediction;

calculates second values of the current block using inter prediction;

calculates third values of the current block by weighting the first values and the second values; and

encodes the current block using the third values, and

in the calculating of the third values, the circuitry:

determines a set of weights to be applied to the current block based on a variable, the set of weights including a first weight and a second weight;

applies the first weight to the first values; and

applies the second weight to the second values,

wherein candidates for the set of weights to be applied to the current block include a first set of weights and a second set of weights, the first weight and the second weight of the first set of weights having a same value, the first weight and the second weight of the second set of weights having different values from each other, and

the circuitry switches between different sets of weights for different blocks by determining the set of weights to be applied to the current block from among the candidates.

2. An image decoder comprising:

circuitry; and

a memory coupled to the circuitry;

wherein the circuitry, in operation, determines whether to perform Combined Intra Inter Prediction (CIIP) on a current block,

when the CIIP is determined to be performed on the current block, the circuitry:

limits intra prediction to planar mode, the planar mode using multiple reference pixels for each pixel location of the current block;

calculates first values of the current block using the intra prediction;

calculates second values of the current block using inter prediction;

calculates third values of the current block by weighting the first values and the second values; and

decodes the current block using the third values, and

in the calculating of the third values, the circuitry:

determines a set of weights to be applied to the current block based on a variable, the set of weights including a first weight and a second weight;

applies the first weight to the first values; and

applies the second weight to the second values,

wherein candidates for the set of weights to be applied to the current block include a first set of weights and a second set of weights, the first weight and the second weight of the first set of weights having a same value, the first weight and the second weight of the second set of weights having different values from each other, and

the circuitry switches between different sets of weights for different blocks by determining the set of weights to be applied to the current block from among the candidates.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 19, 2021
From: LIAO, RU LING; LIM, CHONG SOON; LI, JING YA; TEO, HAN BOON; SUN, HAI WEI; KUO, CHE WEI; KATO, YUSUKE; TOMA, TADAMASA; ABE, KIYOFUMI; NISHI, TAKAHIRO
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 058425/0987 →
Continuity (5)
Continuation PCTJP2019047086 · Dec 2, 2019
Provisional Application 62785420 · Dec 27, 2018
Provisional Application 62780495 · Dec 17, 2018
Provisional Application 62775070 · Dec 4, 2018
Related Publication 20210289198A1 · Sep 16, 2021