IP Library › Granted Patent US 12,278,255
Granted Patent B2
US 12,278,255 · App. 17/345,488 · Granted Apr 15, 2025

Thin film obscurant for microelectronics

Inventors: Michael K. Burkland (Tucson, AZ); Sean P. Kilcoyne (Lompoc, CA); Peter Bellus (Tucson, AZ)
Assignee: Raytheon Company
H01L27/14649H01L27/14629H01L27/14685H04N5/33
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,278,255
App. No.
17/345,488
Granted
Apr 15, 2025
Kind
B2
Abstract

Methods and apparatus for an assembly having a first wafer including bulk material and a layer having microelectronics and a wafer with a deposited thin film which is bonded to the first wafer such that the reflected film is embedded within the composed assembly. The reflector wafer can include a handle wafer and a thin film having reflectance characteristics to prevent imaging of the microelectronics via light through the bulk material.

Claims (33)

1. An assembly, comprising:

a first wafer including bulk material and a layer having microelectronics;

an oxide layer; and

a reflector wafer bonded to the first wafer, wherein the reflector wafer comprises a thin film having reflectance characteristics to prevent imaging of the microelectronics via light through the bulk material,

wherein the assembly includes, in order, the thin film, the oxide layer, the bulk material, and the layer of microelectronics,

wherein the thin film comprises a first layer of hafnium dioxide on a side of the thin film contacting air, and

wherein the thin film further comprises at least one layer of polysilicon and at least one layer of silicon dioxide.

2. The assembly according to claim 1 , wherein the first wafer comprises a readout integrated circuit.

3. The assembly according to claim 1 , wherein the first wafer further comprises a second oxide layer.

4. The assembly according to claim 1 , wherein the light comprises light in the infrared spectrum.

5. The assembly according to claim 1 , wherein the bulk material comprises silicon.

6. The assembly according to claim 5 , wherein the silicon comprises crystalline silicon.

7. The assembly according to claim 1 , wherein the thin film further comprises titanium oxide.

8. The assembly according to claim 1 , wherein the thin film comprises a Bragg reflector.

9. The assembly according to claim 1 , wherein the first wafer comprises at least one of sapphire or silicon carbide.

10. The assembly according to claim 1 , wherein the thin film is deposited.

11. The assembly according to claim 1 , wherein the thin film further comprises layers of silicon oxide disposed among the at least one layer of polysilicon and the at least one layer of silicon dioxide.

12. The assembly according to claim 1 , further comprising a second layer of hafnium dioxide disposed between one of the at least one layer of polysilicon and one of the at least one layer of silicon dioxide.

13. A method, comprising:

forming microelectronics in a layer of a first wafer that includes a bulk material;

forming an oxide layer on the first wafer; and

bonding a reflector wafer to the first wafer, wherein the reflector wafer comprises a thin film having reflectance characteristics to prevent imaging of the microelectronics via light through the bulk material,

wherein an assembly includes, in order, the thin film, the oxide layer, the bulk material, and the layer of microelectronics,

wherein the thin film comprises a first layer of hafnium dioxide on a side of the thin film contacting air, and

wherein the thin film further comprises at least one layer of polysilicon and at least one layer of silicon dioxide.

14. The method according to claim 13 , wherein the first wafer comprises a readout integrated circuit.

15. The method according to claim 13 , wherein the first wafer further comprises a second oxide layer.

16. The method according to claim 13 , wherein the light comprises light in the infrared spectrum.

17. The method according to claim 13 , wherein the bulk material comprises silicon.

18. The method according to claim 17 , wherein the silicon comprises crystalline silicon.

19. The method according to claim 13 , wherein the thin film comprises a Bragg reflector.

20. The method of claim 13 , further comprising:

forming the thin film using Physical Vapor Deposition (PVD), Chemical Vapor Deposition (CVD), sputtering, or Atomic Layer deposition (ALD).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 22, 2021
From: BURKLAND, MICHAEL K.; KILCOYNE, SEAN P.; BELLUS, PETER
To: RAYTHEON COMPANY
Reel/Frame 056613/0039 →
Continuity (1)
Related Publication 20220399394A1 · Dec 15, 2022
References Cited (34)
US 6515304B1 · Kash · 2003 [cited by examiner]
US 9362139B2 · Ebefors et al. · 2016 [cited by applicant]
US 9825073B2 · Webster · 2017 [cited by examiner]
US 10242967B2 · Drab et al. · 2019 [cited by applicant]
US 10508030B2 · Katkar et al. · 2019 [cited by applicant]
US 10509752B2 · Schreiber · 2019 [cited by applicant]
US 11114488B1 · Lu · 2021 [cited by examiner]
US 20070069133A1 · DeWames · 2007 [cited by examiner]
US 20070181905A1 · Wang et al. · 2007 [cited by applicant]
US 20110134954A1 · Letertre · 2011 [cited by examiner]
US 20160027832A1 · Lin · 2016 [cited by examiner]
US 20200083198A1 · Kuo · 2020 [cited by examiner]
US 20200343218A1 · Hu et al. · 2020 [cited by applicant]
US 20210043587A1 · Lu et al. · 2021 [cited by applicant]
US 20220320015A1 · Jain · 2022 [cited by examiner]
EP 2648025A1 · 2013 [cited by examiner]
JP 2004309934A · 2004 [cited by applicant]
JP 2005266211A · 2005 [cited by applicant]
JP 2010055058A · 2010 [cited by applicant]
JP 2012018951A · 2012 [cited by applicant]
KR 1020120055580A · 2012 [cited by applicant]
KR 1020200005611A · 2020 [cited by applicant]
TW 201519980A · 2015 [cited by applicant]
Collins Tom; A Process For Manufacturing A Photonic Circuit; Oct. 9, 2013. [cited by examiner]
Taiwan Office Action (with English Translation) dated Jan. 13, 2023 for Taiwan Application No. 111109241; 11 Pages. [cited by applicant]
PCT Invitation to Pay Additional Fees and Partial Search Report dated Jun. 23, 2022 for International Application No. PCT/US2022/018824; 13 Pages. [cited by applicant]
Response (with English Translation) to Taiwan Office Action dated Jan. 13, 2023 for Taiwan Application No. 111109241; Response filed Mar. 27, 2023; 22 Pages. [cited by applicant]
2 [cited by applicant]
PCT International Search Report and Written Opinion dated Aug. 17, 2022 for International Application No. PCT/US2022/018824; 18 Pages. [cited by applicant]
Response (with English Translation) to 2 [cited by applicant]
Taiwan Allowance Decision (with English Translation) dated Nov. 29, 2023 for Taiwan Application No. 111109241; 3 Pages. [cited by applicant]
PCT International Preliminary Report on Patentability dated Dec. 21, 2023 for International Application No. PCT/US2022/018824; 11 Pages. [cited by applicant]
Office Action dated Jan. 14, 2025 in connection with Japanese Patent Application No. 2023-575369, 8 pages. [cited by applicant]
Office Action dated Jan. 21, 2025 in connection with Korean Patent Application No. 10-2023-7039404, 15 pages. [cited by applicant]