IP Library Granted Patent US 12,051,740
Granted Patent B2
US 12,051,740 · App. 17/367,640 · Granted Jul 30, 2024

High electron mobility transistor and method for forming the same

Inventors: Po-Yu Yang (Hsinchu, TW); Hsun-Wen Wang (Taipei, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L29/7786H01L29/0649H01L29/66462H01L29/6656
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,051,740
App. No.
17/367,640
Granted
Jul 30, 2024
Kind
B2
Abstract

A high electron mobility transistor includes an epitaxial stack on a substrate, a gate structure on the epitaxial stack, a passivation layer on the epitaxial stack and covering the gate structure, and an air gap between the passivation layer and the gate structure.

Claims (16)

1. A high electron mobility transistor, comprising:

an epitaxial stack on a substrate;

a gate structure on the epitaxial stack;

a passivation layer on the epitaxial stack and the gate structure;

an insulating layer between the epitaxial stack and the passivation layer and in direct contact with the epitaxial stack and passivation layer; and

an air gap having a first portion between and in direct contact with a sidewall of the gate structure, a surface of the passivation layer and a top surface of the epitaxial stack near the sidewall of the gate structure and a second portion between the epitaxial stack and the passivation layer and in direct contact with an end portion of the insulating layer, wherein the end portion of the insulating layer and the surface of the passivation layer are spaced apart from the sidewall of the gate structure by the air gap, and the first portion an the second portion form an L shape.

2. The high electron mobility transistor according to claim 1 , further comprising a gate electrode disposed on the passivation layer and the gate structure and sealing the air gap.

3. The high electron mobility transistor according to claim 1 , wherein the insulating layer comprises aluminum oxide (Al 2 O 3 ), and the passivation layer comprises silicon oxide (SiO 2 ).

4. The high electron mobility transistor according to claim 1 , wherein the epitaxial stack comprises group III-V compound semiconductor materials.

5. The high electron mobility transistor according to claim 1 , wherein the gate structure comprises:

a semiconductor gate layer disposed on the epitaxial stack; and

a metal gate layer disposed on the semiconductor gate layer.

6. The high electron mobility transistor according to claim 5 , wherein the air gap is in direct contact with a sidewall of the metal gate layer, a top surface and a sidewall of the semiconductor gate layer, and the top surface of the epitaxial stack.

7. The high electron mobility transistor according to claim 5 , further comprising a spacer disposed on a top surface of the semiconductor gate layer and a sidewall of the metal gate layer, wherein the air gap is in direct contact with a sidewall of the spacer, a sidewall of the semiconductor gate layer, and a top surface of the epitaxial stack.

8. The high electron mobility transistor according to claim 7 , wherein the spacer comprises silicon nitride (SiN).

9. The high electron mobility transistor according to claim 1 , wherein the air gap completely surrounds the gate structure.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2021
From: YANG, PO-YU; WANG, HSUN-WEN
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 056755/0628 →
Priority Claims (1)
CN 202110563682.7 · May 24, 2021 · national
Continuity (1)
Related Publication 20220376100A1 · Nov 24, 2022