IP Library › Granted Patent US 11,728,239
Granted Patent B2
US 11,728,239 · App. 17/409,348 · Granted Aug 15, 2023

Insulating substrate and dual-side cooled power module using the same

Inventors: Hyeon Uk Kim (Hwaseong-si, KR); Jun Hee Park (Hwaseong-si, KR); Sung Won Park (Incheon, KR)
Assignees: Hyundai Motor Company; Kia Corporation
H01L23/3735H01L23/3675H01L23/3121H01L23/49575
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,728,239
App. No.
17/409,348
Granted
Aug 15, 2023
Kind
B2
Abstract

An insulating substrate provided between the semiconductor chip and a cooler in the dual-side cooled power module includes: an inner metal layer configured to face the semiconductor chip; an outer metal layer configured to face the cooler; and an insulating layer interposed between the inner metal layer and the outer metal layer, wherein at least one inner thermal diffusion inductor of a plurality of inner thermal diffusion inductors is inserted into the inner metal layer.

Claims (29)

1. An insulating substrate provided between a semiconductor chip and a cooler in a dual-side cooled power module, the insulating substrate comprising:

an inner metal layer configured to face the semiconductor chip;

an outer metal layer configured to face the cooler; and

an insulating layer interposed between the inner metal layer and the outer metal layer, wherein at least one inner thermal diffusion inductor of a plurality of inner thermal diffusion inductors is inserted into the inner metal layer, and

wherein the inner thermal diffusion inductor is disposed on a virtual surface where the inner thermal diffusion inductor is disposed inside the inner metal layer, excluding at least a virtual area transferred vertically from an area in which the semiconductor chip is disposed, along a periphery of the virtual area.

2. The insulating substrate of claim 1 , wherein the inner metal layer is formed as an inner metal plate that is formed of a copper (Cu) material in a plate shape, and

the inner thermal diffusion inductor is formed of a material including at least graphite, and disposed parallel to a surface facing the semiconductor chip among surfaces of the inner metal plate.

3. The insulating substrate of claim 2 , wherein the inner thermal diffusion inductor is formed of a graphene.

4. The insulating substrate of claim 2 , wherein the inner thermal diffusion inductor is disposed on a virtual surface where the inner thermal diffusion inductor is disposed inside the inner metal plate, including at least an edge of a virtual area transferred vertically from an area in which the semiconductor chip is disposed, along a periphery of the virtual area.

5. The insulating substrate of claim 2 , wherein the inner thermal diffusion inductor is disposed parallel to a center point of the inner metal plate corresponding to a thickness direction.

6. The insulating substrate of claim 1 , wherein at least one outer thermal diffusion inductor of a plurality of outer thermal diffusion inductors is inserted into the outer metal layer.

7. The insulating substrate of claim 6 , wherein the outer metal layer is formed as an outer metal plate that is formed of a copper (Cu) material in a plate shape, and the outer thermal diffusion inductor is formed of a material including at least graphite, and disposed parallel to a surface facing the semiconductor chip among surfaces of the outer metal plate.

8. The insulating substrate of claim 7 , wherein the outer thermal diffusion inductor is formed of a graphene.

9. A dual-side cooled power module in which a semiconductor chip is provided between a pair of coolers, the dual-side cooled power module comprising:

a pair of insulating substrates provided between the semiconductor chip and the pair of coolers, respectively,

each of the insulating substrates including:

an inner metal layer configured to face the semiconductor chip and having at least one inner thermal diffusion inductor inserted into the inner metal layer;

an outer metal layer configured to face a corresponding cooler; and

an insulating layer interposed between the inner metal layer and the outer metal layer; and

wherein the inner thermal diffusion inductor is disposed on a virtual surface where the inner thermal diffusion inductor is disposed inside the inner metal layer, excluding at least a virtual area transferred vertically from an area in which the semiconductor chip is disposed, along a periphery of the virtual area.

10. The dual-side cooled power module of claim 9 , further comprising:

a signal lead configured to transmit and receive a signal to and from the semiconductor chip;

a wire connecting the semiconductor chip and the signal lead; and

a spacer disposed between the semiconductor chip and the pair of insulating substrates.

11. The dual-side cooled power module of claim 9 , wherein the inner metal layer is formed as an inner metal plate that is formed of a copper (Cu) material in a plate shape, and the inner thermal diffusion inductor is formed of a material including at least graphite, and disposed parallel to a surface facing the semiconductor chip among surfaces of the inner metal plate.

12. The insulating substrate of claim 11 , wherein the inner thermal diffusion inductor is formed of a graphene.

13. The dual-side cooled power module of claim 9 , wherein at least one outer thermal diffusion inductor of a plurality of outer thermal diffusion inductors is inserted into the outer metal layer.

14. The dual-side cooled power module of claim 13 , wherein the outer metal layer is formed as an outer metal plate that is formed of a copper (Cu) material in a plate shape, and the outer thermal diffusion inductor is formed of a material including at least graphite, and disposed parallel to a surface facing the semiconductor chip among surfaces of the outer metal plate.

15. The insulating substrate of claim 14 , wherein the outer thermal diffusion inductor is formed of a graphene.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 27, 2023
From: KIM, HYEON UK; PARK, JUN HEE; PARK, SUNG WON
To: HYUNDAI MOTOR COMPANY; KIA CORPORATION
Reel/Frame 063109/0290 →
Priority Claims (1)
KR 10-2020-0132097 · Oct 13, 2020 · national
Continuity (1)
Related Publication 20220115291A1 · Apr 14, 2022
Cited By (1)
US 12,400,965