IP Library › Granted Patent US 12,254,254
Granted Patent B2
US 12,254,254 · App. 17/457,216 · Granted Mar 18, 2025

Circuits and techniques for predicting failure of circuits based on stress origination metrics and stress victim events

Inventors: Veit Kleeberger (Munich, DE); Rafael Zalman (Markt Schwaben, DE); Georg Georgakos (Erding, DE); Dirk Hammerschmidt (Villach, AT); Bernhard Gstoettenbauer (Engerwitzdorf, AT); Ludwig Rossmeier (Dorfen, DE); Thomas Zettler (Hoehenkirchen-Siegertsbrunn, DE)
Assignee: Infineon Technologies AG
G06F30/3308G01R31/2642G01R31/27G06F11/008G06F30/33G06F30/333G06F30/367G06F2119/02G06F2119/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,254,254
App. No.
17/457,216
Granted
Mar 18, 2025
Kind
B2
Abstract

In some examples, a method of operating a circuit is described. The method may include performing a circuit function and estimating a probability of failure of the circuit based on one or more stress origination metrics, one or more stress victim events, and one or more initial state conditions.

Claims (73)

1. A circuit comprising:

a function unit configured to perform a circuit function;

a memory configured to store stress data associated with use of the circuit, wherein the stress data includes one or more stress origination metrics measured during use of the circuit, one or more stress victim events identified during use of the circuit, and one or more initial state conditions associated with manufacturing the circuit; and

a failure prediction unit configured to estimate a probability of failure of the circuit based on the one or more stress origination metrics, the one or more stress victim events, and the one or more initial state conditions.

2. The circuit of claim 1 , further comprising one or more sensors configured to determine the one or more stress origination metrics.

3. The circuit of claim 1 , further comprising one or more elements configured to identify the one or more stress victim events.

4. The circuit of claim 3 , wherein the one or more elements configured to identify the one or more stress victim events comprise one or more counters configured to count a number of stress victim events.

5. The circuit of claim 1 , wherein the one or more stress origination metrics comprise one or more measurements selected from a group consisting of:

a measured temperature associated with the circuit,

a measured humidity associated with the circuit,

a measured current associated with the circuit,

a measured voltage associated with the circuit,

a measured switching frequency associated with a switch within the circuit,

a measured clock frequency associated with the circuit, and

a measured operating time associated with the circuit.

6. The circuit of claim 1 ,

wherein the one or more stress victim events comprise one or more measured events selected from a group consisting of:

a frequency change associated with a ring oscillation circuit;

a failure event associated with the circuit; and

a timing drift associated with the circuit.

7. The circuit of claim 1 , wherein the initial state conditions include initial state conditions measured for the circuit during a manufacturing process.

8. The circuit of claim 7 , wherein the initial state conditions include acceptability statistics associated with manufacturing of a batch of circuits, wherein the circuit is part of the batch of circuits.

9. The circuit of claim 7 , wherein the initial state conditions include distribution information of the circuit relative to a batch of circuits, wherein the circuit is part of the batch of circuits.

10. The circuit of claim 1 , wherein the failure prediction unit is further configured to output an alert in response to identifying that the probability of failure is greater than a threshold.

11. The circuit of claim 1 , wherein the failure prediction unit is further configured to disable at least a portion of the circuit in response to identifying that the probability of failure is greater than a threshold.

12. The circuit of claim 1 , wherein function unit comprises one or more circuit units selected from a group consisting of:

a driver circuit;

a logic circuit;

a motor driver;

a driver circuit for driving a load;

an oscillator circuit;

a level shifter circuit;

a phase shift circuit;

a phase locked loop circuit;

an analog-to-digital converter circuit;

a digital-to-analog converter circuit;

an arithmetic logic unit (ALU);

a processor;

a microcontroller;

a digital signal processor (DSP);

a communication interface circuit;

a digital logic circuit;

a state machine;

a signal processing circuit;

a control circuit;

an analog circuit; or

a memory circuit.

13. A method of operating a circuit, the method comprising:

performing a circuit function; and

estimating a probability of failure of the circuit based on one or more stress origination metrics, one or more stress victim events, and one or more initial state conditions.

14. The method of claim 13 , further comprising:

storing the one or more stress origination metrics, the one or more stress victim events, and the one or more initial state conditions in a memory associated with the circuit.

15. The method of claim 14 , further comprising:

determining the one or more stress origination metrics based on sensor data from one or more sensors associated with the circuit.

16. The method of claim 14 , further comprising:

identifying the stress victim events via one or more circuit elements associated with the circuit.

17. The method of claim 16 , wherein identifying the stress victim events comprising counting the stress victim events via one or more counters associated with the circuit.

18. The method of claim 13 , wherein the one or more stress origination metrics comprise one or more measurements selected from a group consisting of:

a measured temperature associated with the circuit,

a measured humidity associated with the circuit,

a measured current associated with the circuit,

a measured voltage associated with the circuit,

a measured switching frequency associated with a switch within the circuit,

a measured clock frequency associated with the circuit, and

a measured operating time associated with the circuit.

19. The method of claim 13 ,

wherein the one or more stress victim events comprise one or more measured events selected from a group consisting of:

a frequency change associated with a ring oscillation circuit;

a failure event associated with the circuit; and

a timing drift associated with the circuit.

20. The method of claim 13 , wherein the initial state conditions include initial state conditions measured for the circuit during a manufacturing process.

21. The method of claim 20 , wherein the initial state conditions include acceptability statistics associated with manufacturing of a batch of circuits and distribution information of the circuit relative to the batch of circuits, wherein the circuit is part of the batch of circuits.

22. The method of claim 13 , further comprising outputting an alert in response to identifying that the probability of failure is greater than a threshold.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 1, 2021
From: KLEEBERGER, VEIT; ZALMAN, RAFAEL; GEORGAKOS, GEORG; HAMMERSCHMIDT, DIRK; GSTOETTENBAUER, BERNHARD; ROSSMEIER, LUDWIG; ZETTLER, THOMAS
To: INFINEON TECHNOLOGIES AG
Reel/Frame 058261/0350 →
Continuity (1)
Related Publication 20230169250A1 · Jun 1, 2023
References Cited (37)
US 7246291B2 · Hong · 2007 [cited by examiner]
US 7277822B2 · Blemel · 2007 [cited by examiner]
US 9465373B2 · Allen-Ware et al. · 2016 [cited by applicant]
US 10250029B2 · Carletti et al. · 2019 [cited by applicant]
US 10699041B2 · Hammerschmidt · 2020 [cited by applicant]
US 20050154561A1 · Legault · 2005 [cited by examiner]
US 20050251718A1 · Hong · 2005 [cited by examiner]
US 20080256383A1 · Bose · 2008 [cited by examiner]
US 20080301597A1 · Chen · 2008 [cited by examiner]
US 20090198470A1 · Lantieri · 2009 [cited by examiner]
US 20120232685A1 · Wang · 2012 [cited by examiner]
US 20140068298A1 · Simeral · 2014 [cited by applicant]
US 20140312873A1 · Raja et al. · 2014 [cited by applicant]
US 20160371413A1 · Bickford · 2016 [cited by examiner]
US 20170292832A1 · Penjovic · 2017 [cited by examiner]
US 20190187204A1 · Doescher · 2019 [cited by examiner]
US 20190354419A1 · Matsumoto · 2019 [cited by examiner]
US 20210074366A1 · Horisaki · 2021 [cited by examiner]
US 20210383035A1 · Radaelli · 2021 [cited by examiner]
US 20220076146A1 · Hong · 2022 [cited by examiner]
US 20220214936A1 · Le · 2022 [cited by examiner]
US 20220283889A1 · Shintani · 2022 [cited by examiner]
US 20240377453A1 · Coyne · 2024 [cited by examiner]
EP 3502720A1 · 2019 [cited by examiner]
JP 2014235060A · 2014 [cited by examiner]
WO WO2020240680A1 · 2020 [cited by examiner]
Automotive Electronics Council, “Failure Mechanism Based Stress Test Qualification for Integrated Circuits”, Automotive Electronics Council, Sep. 11, 2014, 48 pp. [cited by applicant]
IEC, “Reliability data handbook—Universal model for reliability prediction of electronics components, PCBs and equipment”, International Electrotechnical Commission, First edition, Received on Sep. 15, 2021, 96 pp. [cited by applicant]
Jenkins et al., “On-chip circuit to monitor long-term NBTI and PBTI degradation,” Microelectronics Reliability, Elsevier, accepted Jul. 10, 2013, 5 pp. [cited by applicant]
Ritter et al., “Aging sensors for on-chip metallization of integrated LDMOS transistors under cyclic thermo-mechanical stress,” Microelectronics Reliability, Elsevier, accepted Jun. 6, 2017, 5 pp. [cited by applicant]
Ritter et al., “Resistance change in on-chip aluminum interconnects under cyclic thermo-mechanical stress,” Microelectronics Reliability, Elsevier, Jun. 7, 2019, 5 pp. [cited by applicant]
U.S. Appl. No. 16/915,794, filed Jun. 29, 2021, naming inventors De Gasperi et al. [cited by applicant]
U.S. Appl. No. 17/457,166, filed Dec. 1, 2021, naming inventors Gstoettenbauer et al. [cited by applicant]
U.S. Appl. No. 17/457,183, filed Dec. 1, 2021, naming inventors Zettler et al. [cited by applicant]
U.S. Appl. No. 17/457,198, filed Dec. 1, 2021, naming inventors Rossmeier et al. [cited by applicant]
U.S. Appl. No. 17/457,207, filed Dec. 1, 2021, naming inventors Hammerschmidt et al. [cited by applicant]
U.S. Appl. No. 17/457,221, filed Dec. 1, 2021, naming inventors Georgakos et al. [cited by applicant]