IP Library › Granted Patent US 12,513,294
Granted Patent B2
US 12,513,294 · App. 17/495,303 · Granted Dec 30, 2025

Encoder, decoder, encoding method, and decoding method

Inventors: Tadamasa Toma (Osaka, JP); Takahiro Nishi (Nara, JP); Kiyofumi Abe (Osaka, JP); Yusuke Kato (Osaka, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
H04N19/124H04N19/103H04N19/12H04N19/176
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,513,294
App. No.
17/495,303
Granted
Dec 30, 2025
Kind
B2
Abstract

An encoder, includes: memory; and circuitry coupled to the memory, in which in a first encoding process, the circuitry quantizes a current block using a first quantization matrix in both of a first case where the circuitry performs primary transform and the circuitry does not perform secondary transform and a second case where the circuitry performs both the primary transform and the secondary transform, in a second encoding process, the circuitry quantizes the current block using a second quantization matrix in a third case where the circuitry performs primary transform and the circuitry does not perform secondary transform, and in a third encoding process, the circuitry quantizes the current block without using a quantization matrix in both of a fourth case where both the primary transform and the secondary transform are skipped and a fifth case where both the primary transform and the secondary transform are performed.

Claims (27)

1 . An encoder, comprising:

memory; and

circuitry coupled to the memory, wherein

in a first encoding process, the circuitry is configured to quantize a current block using a first quantization matrix in both of a first case where the circuitry performs primary transform on the current block and the circuitry does not perform secondary transform on the current block and a second case where the circuitry performs both the primary transform and the secondary transform on the current block,

in a second encoding process, the circuitry is configured to quantize the current block using a second quantization matrix in a third case where the circuitry performs primary transform on the current block and the circuitry does not perform secondary transform on the current block,

in a third encoding process, the circuitry is configured to quantize the current block without using a quantization matrix in both of a fourth case where both the primary transform and the secondary transform are skipped for the current block and a fifth case where both the primary transform and the secondary transform are performed on the current block, the primary transform is an orthogonal transform, and the secondary transform is a low-frequency non-separable transform (LFNST), and

when the circuitry performs the secondary transform on the current block, the secondary transform is performed on the current block in a region of a first size smaller than a size of the current block.

2 . A decoder, comprising:

memory; and

circuitry coupled to the memory, wherein

in a first decoding process, the circuitry is configured to inverse-quantize a current block using a first quantization matrix in both of a first case where the circuitry performs inverse primary transform on the current block and the circuitry does not perform inverse secondary transform on the current block and a second case where the circuitry performs both the inverse primary transform and the inverse secondary transform on the current block,

in a second decoding process, the circuitry is configured to inverse-quantize the current block using a second quantization matrix in a third case where the circuitry performs inverse primary transform on the current block and the circuitry does not perform inverse secondary transform on the current block,

in a third decoding process, the circuitry is configured to inverse-quantize the current block without using a quantization matrix in both of a fourth case where both the inverse primary transform and the inverse secondary transform are skipped for the current block and a fifth case where both the inverse primary transform and the inverse secondary transform are performed on the current block,

the inverse primary transform corresponds to an orthogonal transform, and the inverse secondary transform corresponds to a low-frequency non-separable transform (LFNST), and

when the circuitry performs the inverse secondary transform on the current block, the inverse secondary transform is performed on the current block in a region of a first size smaller than a size of the current block.

3 . An encoding method, comprising:

in a first encoding process, quantizing a current block using a first quantization matrix in both of a first case where circuitry performs primary transform on the current block and the circuitry does not perform secondary transform on the current block and a second case where the circuitry performs both the primary transform and the secondary transform on the current block,

in a second encoding process, quantizing the current block using a second quantization matrix in a third case where the circuitry performs primary transform on the current block and the circuitry does not perform secondary transform on the current block, and

in a third encoding process, quantizing the current block without using a quantization matrix in both of a fourth case where both the primary transform and the secondary transform are skipped for the current block and a fifth case where both the primary transform and the secondary transform are performed on the current block,

wherein the primary transform is an orthogonal transform, and the secondary transform is a low-frequency non-separable transform (LFNST), and

when the circuitry performs the secondary transform on the current block, the secondary transform is performed on the current block in a region of a first size smaller than a size of the current block.

4 . A decoding method, comprising:

in a first decoding process, inverse-quantizing a current block using a first quantization matrix in both of a first case where circuitry performs inverse primary transform on the current block and the circuitry does not perform inverse secondary transform on the current block and a second case where the circuitry performs both the inverse primary transform and the inverse secondary transform on the current block,

in a second decoding process, inverse-quantizing the current block using a second quantization matrix in a third case where the circuitry performs inverse primary transform on the current block and the circuitry does not perform inverse secondary transform on the current block, and

in a third decoding process, inverse-quantizing the current block without using a quantization matrix in both of a fourth case where both the inverse primary transform and the inverse secondary transform are skipped for the current block and a fifth case where both the inverse primary transform and the inverse secondary transform are performed on the current block,

wherein the inverse primary transform corresponds to an orthogonal transform, and the inverse secondary transform corresponds to a low-frequency non-separable transform (LFNST), and

when the circuitry performs the inverse secondary transform on the current block, the inverse secondary transform is performed on the current block in a region of a first size smaller than a size of the current block.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 30, 2022
From: TOMA, TADAMASA; NISHI, TAKAHIRO; ABE, KIYOFUMI; KATO, YUSUKE
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 058822/0797 →
Continuity (3)
Continuation PCTJP2020017808 · Apr 24, 2020
Provisional Application 62839016 · Apr 26, 2019
Related Publication 20220030241A1 · Jan 27, 2022
References Cited (8)
US 20150063446A1 · Sugio · 2015 [cited by examiner]
US 20170094314A1 · Zhao · 2017 [cited by examiner]
US 20200162738A1 · Kanoh et al. · 2020 [cited by applicant]
US 20200260116A1 · Francois · 2020 [cited by examiner]
WO 2019022099 · 2019 [cited by applicant]
International Search Report (ISR) issued on Jul. 14, 2020 in International (PCT) Application No. PCT/JP2020/017808. [cited by applicant]
H.265 (ISO/IEC 23008-2 HEVC) / HEVC (High Efficiency Video Coding), Dec. 1, 2013. [cited by applicant]
Tadamasa Toma and Kiyofumi Abe, “CE7-related: Support of quantization matrices”, Joint Video Exploration Team (JVET) of ITU-T SG 16 WP 3 and ISO/IEC JTC 1/SC 29/WG 11, JVET-L0121-v2, 12th Meeting: Macao, CN, Oct. 2018, … [cited by applicant]