IP Library › Granted Patent US 11,620,563
Granted Patent B2
US 11,620,563 · App. 17/505,308 · Granted Apr 4, 2023

Synthesis of a quantum circuit

Inventors: Sergey Bravyi (Ossining, NY); Andrew W. Cross (Yorktown Heights, NY); Shelly-Erika Garion (Haifa, IL); Dmitri Maslov (New Canaan, CT)
Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATION
G06N10/00G06F30/327G06F30/392G06N10/20G06F2111/02G06F2119/02
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,620,563
App. No.
17/505,308
Granted
Apr 4, 2023
Kind
B2
Abstract

Systems, computer-implemented methods, and computer program products to facilitate synthesis of a quantum circuit are provided. According to an embodiment, a system can comprise a memory that stores computer executable components and a processor that executes the computer executable components stored in the memory. The computer executable components can comprise a circuit generation component that generates, iteratively, quantum circuits from 1 to N two-qubit gates, wherein at least one or more iterations ( 1, 2 , . . . , N) adds a single two-qubit gate to circuits from a previous iteration based on using added single 2-qubit gates that represent operations distinct from previous operations relative to previous iterations. The computer executable components can further comprise a circuit identification component that identifies, from the quantum circuits, a desired circuit that matches a quantum circuit representation.

Claims (25)

1. A system, comprising:

a memory that stores computer executable components; and

a processor that executes the computer executable components stored in the memory, wherein the computer executable components comprise:

a circuit generation component that generates, during a first iteration, a first set of quantum circuits comprising 2-qubit gates;

a second circuit generation component that generates, during a second iteration, a second set of quantum circuits by adding a 2-qubit gate to the first set of quantum circuits such that the second set of quantum circuits are selected to a redundant operation use the 2-qubit gate without introducing the redundant operation to that of the first set of quantum circuits; and

a circuit identification component that identifies, from the first set of quantum circuits and the second set of quantum circuits, a desired circuit that matches a quantum circuit representation.

2. The system of claim 1 , wherein the first set of quantum circuits and the second set of quantum circuits comprise Clifford quantum circuits having a Clifford group, and wherein the computer executable components further comprise:

an interface component that receives the quantum circuit representation.

3. The system of claim 1 , wherein the first set of quantum circuits and the second set of quantum circuits comprise CNOT-Dihedral quantum circuits having a CNOT-Dihedral group.

4. The system of claim 1 , wherein the circuit generation component generates, iteratively, the first set of quantum circuits and the second circuit generation component generates, iteratively, the second set of quantum circuits to minimize a number of CNOT gates in the desired circuit.

5. The system of claim 1 , wherein the desired circuit comprises a defined number of CNOT gates and a Clifford quantum circuit having a Clifford group or a CNOT-Dihedral quantum circuit having a CNOT-Dihedral group.

6. The system of claim 5 , wherein the computer executable components further comprise:

an application component that performs randomized benchmarking on a defined number of qubits in a quantum device based on the desired circuit, thereby facilitating at least one of improved efficiency, improved performance, or reduced computational costs associated with at least one of the application component, the processor, or the system in performing the randomized benchmarking based on the desired circuit.

7. A computer-implemented method of synthesizing a quantum circuit, comprising:

generating, by a system operatively coupled to a processor, during a first iteration, a first set of quantum circuits comprising 2-qubit gates;

generating, by the system, during a second iteration, a second set of quantum circuits by adding a 2-qubit gate to the first set of quantum circuits such that the second set of quantum circuits are selected to a redundant operation use the 2-qubit gate without introducing the redundant operation to that of the first set of quantum circuits; and

identifying, by the system, from the first set of quantum circuits and the second set of quantum circuits, a desired circuit that matches a quantum circuit representation.

8. The computer-implemented method of claim 7 , wherein the first set of quantum circuits and the second set of quantum circuits comprise Clifford quantum circuits having a Clifford group, and further comprising:

receiving, by the system, the quantum circuit representation.

9. The computer-implemented method of claim 7 , wherein the first set of quantum circuits and the second set of quantum circuits comprise CNOT-Dihedral quantum circuits having a CNOT-Dihedral group.

10. The computer-implemented method of claim 7 , further comprising:

generating, by the system, iteratively, the first set of quantum circuits and the second set of quantum circuits to minimize a number of CNOT gates in the desired circuit.

11. The computer-implemented method of claim 7 , wherein the desired circuit comprises a defined number of CNOT gates and a Clifford quantum circuit having a Clifford group or a CNOT-Dihedral quantum circuit having a CNOT-Dihedral group.

12. The computer-implemented method of claim 11 , further comprising:

performing, by the system, randomized benchmarking on a defined number of qubits in a quantum device based on the desired circuit, thereby facilitating at least one of improved efficiency, improved performance, or reduced computational costs associated with at least one of the processor or the system in performing the randomized benchmarking based on the desired circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2021
From: BRAVYI, SERGEY; CROSS, ANDREW W.; GARION, SHELLY-ERIKA; MASLOV, DMITRI
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 057842/0041 →
Continuity (2)
Division 16897827 · Jun 10, 2020
Related Publication 20220035978A1 · Feb 3, 2022