IP Library › Granted Patent US 12,408,369
Granted Patent B2
US 12,408,369 · App. 17/505,771 · Granted Sep 2, 2025

Vertical transport field effect transistors having different threshold voltages along the channel

Inventors: Choonghyun Lee (Kanagawa, JP); Takashi Ando (Eastchester, NY); Alexander Reznicek (Troy, NY); Jingyun Zhang (Albany, NY)
Assignee: International Business Machines Corporation
H10D30/63H10D30/025H10D62/307H10D84/0167H10D84/0195H10D84/038H10D84/85H10D84/856H10D62/822
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,408,369
App. No.
17/505,771
Granted
Sep 2, 2025
Kind
B2
Abstract

Embodiments are for vertical field effect transistors having different threshold voltages along the channel. A vertical fin having a vertical channel is formed, one end of the vertical channel including a doped layer, the doped layer causing a threshold voltage at the one end to be different from a remainder of the vertical channel. A source and a drain are formed each coupled to opposite ends of the vertical fin, gate material being formed on the vertical channel.

Claims (12)

1. A method comprising:

forming a vertical fin having a vertical channel, one end of the vertical channel comprising a doped layer and an opposite end comprising undoped silicon, the doped layer causing a threshold voltage at the one end to be different from a remainder of the vertical channel; and

forming a source and a drain each coupled to opposite ends of the vertical fin such that the drain is coupled to the undoped silicon, gate material being formed on the vertical channel, wherein the vertical fin comprises an intervening portion of undoped semiconductor material between the doped layer and the source.

2. The method of claim 1 , wherein the threshold voltage at the one end is higher than another threshold voltage for the remainder of the vertical channel.

3. The method of claim 1 , wherein the doped layer comprises doped material.

4. The method of claim 1 , wherein the doped layer comprises a uniform distribution of doped material.

5. The method of claim 1 , wherein a length of the vertical channel comprises the doped layer.

6. The method of claim 1 , wherein the doped layer comprises a p-type dopant for the vertical fin of an n-type transistor.

7. The method of claim 1 , wherein the doped layer comprises an n-type dopant for the vertical fin of an p-type transistor.

8. The method of claim 1 , wherein the remainder of the vertical channel comprises undoped material.

9. The method of claim 1 , wherein the vertical channel comprises silicon.

10. The method of claim 1 , wherein the source is epitaxially grown from the intervening portion of undoped semiconductor material.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 20, 2021
From: LEE, CHOONGHYUN; ANDO, TAKASHI; REZNICEK, ALEXANDER; ZHANG, JINGYUN
To: INTERNATIONAL BUSINESS MACHINES CORPORATION
Reel/Frame 057849/0192 →
Continuity (1)
Related Publication 20230124673A1 · Apr 20, 2023
References Cited (16)
US 5208172A · Fitch · 1993 [cited by examiner]
US 5382816A · Mitsui · 1995 [cited by examiner]
US 8809171B2 · Xu et al. · 2014 [cited by applicant]
US 9553092B2 · Bao et al. · 2017 [cited by applicant]
US 9653585B2 · Zhang · 2017 [cited by examiner]
US 9837416B2 · Walke et al. · 2017 [cited by applicant]
US 9960271B1 · Xie et al. · 2018 [cited by applicant]
US 10141448B1 · Miao · 2018 [cited by examiner]
US 10937883B2 · Lee et al. · 2021 [cited by applicant]
US 20140021485A1 · Cho · 2014 [cited by examiner]
US 20190157452A1 · Kim · 2019 [cited by examiner]
US 20200357898A1 · Lee · 2020 [cited by examiner]
EP 3404703A1 · 2018 [cited by applicant]
Singh, “A Multi Vt approach for Silicon Nanotube FET with Halo Implantation for improved DIBL”, Research Gate; Nov. 2018; 5pages. [cited by applicant]
Baek et al., “Device Optimization of N-Channel MOSFETs with Lateral Asymmetric Channel Doping Profiles”, Transactions on Electrical and Electronic Materials, vol. 11, No. 1, Feb. 25, 2010, pp. 15-19. [cited by applicant]
Narsimhulu et al., “Impact of lateral asymmetric channel doping on deep submicrometer mixed-signal device and circuit performance”, IEEE Transactions on Electron Devices 50(12), Doi:10.1109/TED.2003.820120, Dec. 2003, 1… [cited by applicant]