IP Library › Granted Patent US 12,229,603
Granted Patent B2
US 12,229,603 · App. 17/531,520 · Granted Feb 18, 2025

Optimal calibration of gates in a quantum computing system

Inventors: Andrii Maksymov (Hyattsville, MD); Pradeep Niroula (College Park, MD); Yunseong Nam (North Bethesda, MD)
Assignees: IONQ, INC.; UNIVERSITY OF MARYLAND
G06F9/5066G06N10/20G06N10/40
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,229,603
App. No.
17/531,520
Granted
Feb 18, 2025
Kind
B2
Abstract

A method of performing a quantum computation process includes mapping logical qubits to physical qubits of a quantum processor so that quantum circuits are executable using the physical qubits of the quantum processor and a total infidelity of the plurality of quantum circuits is minimized, wherein each of the physical qubits comprise a trapped ion, and each of the plurality of quantum circuits comprises single-qubit gates and two-qubit gates within the plurality of the logical qubits, calibrating two-qubit gates within a first plurality of pairs of physical qubits, such that infidelity of the two-qubit gates within the first plurality of pairs of physical qubit is lowered, executing the plurality of quantum circuits on the quantum processor, by applying laser pulses that each cause a single-qubit gate operation and a two-qubit gate operation in each of the plurality of quantum circuits on the plurality of physical qubits, measuring population of qubit states of the physical qubits in the quantum processor, and outputting the measured population of qubit states of the physical qubits.

Claims (71)

1. A method of performing a quantum computation process, comprising:

mapping, by a classical computer, a plurality of logical qubits to a plurality of physical qubits of a quantum processor so that a plurality of quantum circuits are executable using the physical qubits of the quantum processor, wherein

each of the physical qubits comprise a trapped ion, and

each of the plurality of quantum circuits comprises a plurality of single-qubit gates and a plurality of two-qubit gates among the plurality of the logical qubits;

adjusting, by a system controller, an amplitude and a frequency of a laser pulse to be applied to each of a first plurality of pairs of physical qubits to correct errors in two-qubit gates a among the first plurality of pairs of physical qubits;

executing the plurality of quantum circuits on the quantum processor, by applying laser pulses that each cause a single-qubit gate operation and a two-qubit gate operation in each of the plurality of quantum circuits on the plurality of physical qubits;

measuring, by the system controller, population of qubit states of the physical qubits in the quantum processor after executing the plurality of quantum circuits on the quantum processor; and

outputting, by the classical computer, the measured population of qubit states of the physical qubits as a result of the execution the plurality of quantum circuits, wherein the result of the execution the plurality of quantum circuits are configured to be displayed on a user interface, stored in a memory of the classical computer, or transferred to another computational device.

2. The method of claim 1 , further comprising:

measuring, by the system controller, population of qubit states of the first plurality of pairs of physical qubits prior to the executing of the plurality of quantum circuits on the quantum processor.

3. The method of claim 1 , further comprising:

computing, by the classical computer, a plurality of circuit graphs based on the plurality of quantum circuits, each having a plurality of vertices representing the plurality of logical qubits and a plurality of edges each representing a two-qubit gate between pairs of the plurality of logical qubits.

4. The method of claim 3 , further comprising:

computing, by the classical computer, a most compact cumulative supergraph of the plurality of circuit graphs; and

computing, by the classical computer, the first plurality of pairs of physical qubits based on the computed most compact cumulative supergraph of the plurality of circuit graphs.

5. The method of claim 3 , further comprising:

replacing, by the classical computer, one of a second plurality of circuit graphs with one of a third plurality of circuit graphs with a predetermined rate, wherein the plurality of circuit graphs comprises the second plurality of circuit graphs and the third plurality of circuit graphs;

generating, by the classical computer, a pair of circuit graphs to add to the second plurality of circuit graphs, based on a pair of the second plurality of circuit graphs;

computing, by the classical computer, a most compact cumulative supergraph of the plurality of circuit graphs; and

computing, by the classical computer, the first plurality of pairs of physical qubits based on the computed most compact cumulative supergraph comprising the second plurality of circuit graphs.

6. The method of claim 1 , wherein the number of the first plurality of pairs of physical qubits is less than a predetermined calibration budget.

7. A quantum computing system, comprising:

a quantum processor comprising a plurality of physical qubits, wherein each of the physical qubits comprises a trapped ion;

a classical computer configured to:

map a plurality of logical qubits to the plurality of physical qubits so that a plurality of quantum circuits are executable using the physical qubits, wherein each of the plurality of quantum circuits comprises a plurality of single-qubit gates and a plurality of two-qubit gates among the plurality of the logical qubits; and

a system controller configured to:

adjust an amplitude and a frequency of a laser pulse to be applied to each of a first plurality of pairs of physical qubits to correct errors in two-qubit gates among a first plurality of pairs of physical qubits;

executing the plurality of quantum circuits on the quantum processor, by applying laser pulses that each cause a single-qubit gate operation and a two-qubit gate operation in each of the plurality of quantum circuits on the plurality of physical qubits; and

measure population of qubit states of the physical qubits in the quantum processor after executing the plurality of quantum circuits on the quantum processor, wherein

the classical computer is further configured to:

output the measured population of qubit states of the physical qubits as a result of the execution the plurality of quantum circuits, wherein the result of the execution the plurality of quantum circuits are configured to be displayed on a user interface, stored in a memory of the classical computer, or transferred to another computational device.

8. The quantum computing system of claim 7 , wherein

the adjusting the amplitude and the frequency of the laser pulse comprises:

measuring, by the system controller, population of qubit states of the first plurality of pairs of physical qubits; and

adjusting, by the system controller, an amplitude and a frequency of a laser pulse to be applied to each of the first plurality of pairs of physical qubits to correct errors in the measured population of qubit states of the first plurality of pairs of physical qubits.

9. The quantum computing system of claim 7 , wherein the classical computer is further configured to:

compute a plurality of circuit graphs based on the plurality of quantum circuits, each having a plurality of vertices representing the plurality of logical qubits and a plurality of edges each representing a two-qubit gate between pairs of the plurality of logical qubits.

10. The quantum computing system of claim 9 , wherein the classical computer is further configured to:

compute a most compact cumulative supergraph of the plurality of circuit graphs; and

compute the first plurality of pairs of physical qubits based on the computed most compact cumulative supergraph of the plurality of circuit graphs.

11. The quantum computing system of claim 9 , wherein the classical computer is further configured to:

replace one of a second plurality of circuit graphs with one of a third plurality of circuit graphs with a predetermined rate, wherein the plurality of circuit graphs comprises the second plurality of circuit graphs and the third plurality of circuit graphs;

generate a pair of circuit graphs to add to the second plurality of circuit graphs, based on a pair of the second plurality of circuit graphs;

compute, by the classical computer, a most compact cumulative supergraph of the plurality of circuit graphs; and

compute the first plurality of pairs of physical qubits based on the computed most compact cumulative supergraph comprising the second plurality of circuit graphs.

12. The quantum computing system of claim 7 , wherein the number of the first plurality of pairs of physical qubits is less than a predetermined calibration budget.

13. The quantum computing system according to claim 7 , wherein

each of the physical qubits is an ion having a nuclear spin and an electron spin such that a difference between the nuclear spin and the electron spin is zero.

14. The quantum computing system according to claim 13 , wherein

each of the physical qubits is an ion having a nuclear spin ½ and the 2 S 1/2 hyperfine states.

15. A quantum computing system comprising non-volatile memory having a number of instructions stored therein which, when executed by one or more processors, causes the quantum computing system to perform operations comprising:

mapping, by a classical computer, a plurality of logical qubits to a plurality of physical qubits of a quantum processor so that a plurality of quantum circuits are executable using the physical qubits of the quantum processor, wherein

each of the physical qubits comprise a trapped ion, and

each of the plurality of quantum circuits comprises a plurality of single-qubit gates and a plurality of two-qubit gates among the plurality of the logical qubits;

adjusting, by a system controller, an amplitude and a frequency of a laser pulse to be applied to each of a first plurality of pairs of physical qubits to correct errors in two-qubit gates among the first plurality of pairs of physical qubits;

executing the plurality of quantum circuits on the quantum processor, by applying laser pulses that each cause a single-qubit gate operation and a two-qubit gate operation in each of the plurality of quantum circuits on the plurality of physical qubits;

measuring, by the system controller, population of qubit states of the physical qubits in the quantum processor after executing the plurality of quantum circuits on the quantum processor; and

outputting, by the classical computer, the measured population of qubit states of the physical qubits as a result of the execution the plurality of quantum circuits, wherein the result of the execution the plurality of quantum circuits are configured to be displayed on a user interface, stored in a memory of the classical computer, or transferred to another computational device.

16. The quantum computing system of claim 15 , wherein the operations further comprises:

measuring, by the system controller, population of qubit states of the first plurality of pairs of physical qubits prior to the executing of the plurality of quantum circuits on the quantum processor.

17. The quantum computing system of claim 15 , further comprising:

computing, by the classical computer, a plurality of circuit graphs based on the plurality of quantum circuits, each having a plurality of vertices representing the plurality of logical qubits and a plurality of edges each representing a two-qubit gate between pairs of the plurality of logical qubits.

18. The quantum computing system of claim 17 further comprising:

computing, by the classical computer, a most compact cumulative supergraph of the plurality of circuit graphs; and

computing, by the classical computer, the first plurality of pairs of physical qubits based on the computed most compact cumulative supergraph of the plurality of circuit graphs.

19. The quantum computing system of claim 15 , further comprising:

replacing, by the classical computer, one of a second plurality of circuit graphs with one of a third plurality of circuit graphs with a predetermined rate, wherein the plurality of circuit graphs comprises the second plurality of circuit graphs and the third plurality of circuit graphs;

generating, by the classical computer, a pair of circuit graphs to add to the second plurality of circuit graphs, based on a pair of the second plurality of circuit graphs;

computing, by the classical computer, a most compact cumulative supergraph of the plurality of circuit graphs; and

computing, by the classical computer, the first plurality of pairs of physical qubits based on the computed most compact cumulative supergraph comprising the second plurality of circuit graphs.

20. The quantum computing system of claim 13 , wherein the number of the first plurality of pairs of physical qubits is less than a predetermined calibration budget.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 11, 2022
From: MAKSYMOV, ANDRII; NAM, YUNSEONG
To: IONQ, INC.
Reel/Frame 058620/0825 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 14, 2021
From: NIROULA, PRADEEP
To: UNIVERSITY OF MARYLAND, COLLEGE PARK
Reel/Frame 058378/0933 →
Continuity (2)
Provisional Application 63132954 · Dec 31, 2020
Related Publication 20220206866A1 · Jun 30, 2022
References Cited (22)
US 8510618B1 · Pesetski · 2013 [cited by examiner]
US 20180260730A1 · Reagor · 2018 [cited by examiner]
US 20200125985A1 · Narang et al. · 2020 [cited by applicant]
US 20200369517A1 · Nam et al. · 2020 [cited by applicant]
US 20210296558A1 · Englund · 2021 [cited by examiner]
US 20220067565A1 · Blumel · 2022 [cited by examiner]
US 20220101166A1 · Blumel · 2022 [cited by examiner]
US 20220156630A1 · Schuster · 2022 [cited by examiner]
US 20220172095A1 · Li · 2022 [cited by examiner]
M. Ahsan, B.-S. Choi and J. Kim, “Performance simulator based on hardware resources constraints for ion trap quantum computer,” 2013 IEEE 31st International Conference on Computer Design (ICCD), Asheville, NC, USA, 2013… [cited by examiner]
Maslov, Basic circuit compilation techniques for an ion-trap quantum machine, Feb. 22, 2017, New J. Phys. 19, 023035 (2017) (Year: 2017). [cited by examiner]
R. Blumel, N. Grzesiak, and Y. Nam, Power-optimal, stabilized entangling gate between trapped-ion qubits, arXiv:1905.09292 (2019). [cited by applicant]
N. M. Linke, D. Maslov, M. Roetteler, S. Debnath, C. Figgatt, K. A. Landsman, K. Wright, and C. Monroe, Experimental comparison of two quantum computing architectures, Proceedings of the National Academy of Sciences, 11… [cited by applicant]
C. McCreesh, P. Prosser, and J. Trimble, A Partitioning Algorithm for Maximum Common Subgraph Problems, in Proceedings of the Twenty-Sixth International Joint Conference on Artificial Intelligence, Melbourne, Australia,… [cited by applicant]
Y. Nam, J.-S. Chen, N. C. Pisenti, K. Wright, C. Delaney, D. Maslov, K. R. Brown, S. Allen, J. M. Amini, J. Apisdorf, A.Beck, Kristin M. Blinov, V. Chaplin, M. Chmielewski, C. Collins, S. Debnath, A. M. Ducore, K. M. Hu… [cited by applicant]
Y. Nam and D. Maslov, Low-cost quantum circuits for classically intractable instances of the hamiltonian dynamics simulation problem, npj Quantum Information, 5 (2019). [cited by applicant]
J. Trimble, C. McCreesh, and P. Prosser, Three new approaches for the maximum common edge subgraph problem, In Doctoral Program Proceedings, Lille, France, Aug. 2018, International Conference on Principles and Practice … [cited by applicant]
K. Wright, K. Beck, S. Debnath, J. Amini, Y. Nam, N. Grzesiak, J.-S. Chen, N. Pisenti, M. Chmielewski, C. Collins, et al., Benchmarking an 11-qubit quantum computer, Nature communications, 10 (2019), pp. 16. [cited by applicant]
E. Farhi, J. Goldstone, and S. Gutmann, A quantum approximate optimization algorithm, arXiv:1411.4028, (2014). [cited by applicant]
N. Grzesiak, R. Blumel, K. Wright, K. M. Beck, N. C. Pisenti, M. Li, V. Chaplin, J. M. Amini, S. Debnath, J.-S. Chen, and et al., Efficient arbitrary simultaneously entangling gates on a trapped-ion quantum computer, Na… [cited by applicant]
International Search Report dtd Jun. 24, 2022 for Application No. PCT/US2021/065569. [cited by applicant]
Japanese Application No. 2023-565340, Office Action dated Aug. 27, 2024, 10 pages. [cited by applicant]