IP Library › Granted Patent US 11,742,789
Granted Patent B2
US 11,742,789 · App. 17/535,176 · Granted Aug 29, 2023

Current monitor circuit, corresponding system and method

Inventors: Nicola Errico (Rho, IT); Vanni Poletto (Milan, IT); Paolo Vilmercati (Voghera, IT); Marco Cignoli (Pavia, IT)
Assignee: STMicroelectronics S.r.l.
H02P27/12H02P27/085
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,742,789
App. No.
17/535,176
Granted
Aug 29, 2023
Kind
B2
Abstract

In an embodiment, an electronic circuit includes: a controller configured to produce a pulse-width-modulated (PWM) signal to control a first current of an electrical load; a redundant current measurement circuit configured to measure the first current and provide first and second current measurement signal; a monitor circuit coupled to the redundant current measurement circuit, the monitor circuit configured to assert a current monitor signal in response to the first and second current measurement signals being found to be matching with each other, wherein the monitor circuit is configured to: detect an absence of the asserted current monitor signal prior to expiry of a threshold time interval, and in response to detecting the absence of the asserted current monitor signal, force the controller to produce, prior to expiry of the threshold time interval, a first PWM signal pulse having a controlled duty-cycle.

Claims (42)

1. An electronic circuit comprising:

a controller configured to produce a pulse-width-modulated (PWM) signal to control a first current of an electrical load;

a redundant current measurement circuit configured to measure the first current and provide first and second current measurement signal; and

a monitor circuit coupled to the redundant current measurement circuit, the monitor circuit configured to assert a current monitor signal in response to the first and second current measurement signals being found to be matching with each other, wherein the monitor circuit is configured to:

detect an absence of the asserted current monitor signal prior to expiry of a threshold time interval, and

in response to detecting the absence of the asserted current monitor signal, force the controller to produce, prior to expiry of the threshold time interval, a first PWM signal pulse having a controlled duty-cycle.

2. The electronic circuit of claim 1 , wherein the monitor circuit is configured to:

detect the absence of the asserted current monitor signal prior to expiry of the threshold time interval with the controller configured to produce the PWM signal having a first non-0% duty-cycle; and

in response to detecting the absence of the asserted current monitor signal, force the controller to produce, prior to expiry of the threshold time interval, the first PWM signal pulse having a second non-0% duty-cycle different from the first non-0% duty-cycle.

3. The electronic circuit of claim 2 , wherein the monitor circuit is configured to force the controller to produce, prior to expiry of the threshold time interval, a single PWM pulse of the PWM signal having the second non-0% duty-cycle, wherein the first PWM signal pulse is the single PWM pulse.

4. The electronic circuit of claim 3 , wherein the single PWM pulse is the last pulse in the PWM signal prior to expiry of the threshold time interval.

5. The electronic circuit of claim 2 , wherein the first non-0% duty-cycle is in a lower range adjacent 0% or in an upper range adjacent 100%, wherein the second non-0% duty-cycle is higher than the first non-0% duty-cycle when the first non-0% duty-cycle is in a lower range adjacent 0%, and wherein the second non-0% duty-cycle is lower than the first non-0% duty-cycle when the first non-0% duty-cycle is in a higher range adjacent 100%.

6. The electronic circuit of claim 1 , wherein:

the redundant current measurement circuit comprises a first current sensing path and a second current sensing path configured to measure the first current and provide the first and second current measurement signals, respectively; and

the monitor circuit is configured to perform a comparison of the first and second current measurement signals and to assert the current monitor signal in response to the comparison indicating the first and second current measurement signals being matching with each other.

7. A system comprising:

an electrical load;

a controller configured to produce a pulse-width-modulated (PWM) signal to control a first current of the electrical load;

a redundant current measurement circuit configured to measure the first current and provide first and second current measurement signal; and

a monitor circuit coupled to the redundant current measurement circuit, the monitor circuit configured to assert a current monitor signal in response to the first and second current measurement signals being found to be matching with each other, wherein the monitor circuit is configured to:

detect an absence of the asserted current monitor signal prior to expiry of a threshold time interval, and

in response to detecting the absence of the asserted current monitor signal, force the controller to produce, prior to expiry of the threshold time interval, a first PWM signal pulse having a controlled duty-cycle.

8. The system of claim 7 , wherein the electronical load comprises a solenoid valve.

9. The system of claim 8 , wherein the solenoid valve is disposed inside a motor vehicle.

10. The system of claim 7 , wherein the system comprises a transmission control unit for a motor vehicle.

11. The system of claim 7 , wherein the monitor circuit is configured to:

detect the absence of the asserted current monitor signal prior to expiry of the threshold time interval with the controller configured to produce the PWM signal having a first non-0% duty-cycle; and

in response to detecting the absence of the asserted current monitor signal, force the controller to produce, prior to expiry of the threshold time interval, the first PWM signal pulse having a second non-0% duty-cycle different from the first non-0% duty-cycle.

12. The system of claim 11 , wherein the monitor circuit is configured to force the controller to produce, prior to expiry of the threshold time interval, a single PWM pulse of the PWM signal having the second non-0% duty-cycle, wherein the first PWM signal pulse is the single PWM pulse.

13. The system of claim 12 , wherein the single PWM pulse is the last pulse in the PWM signal prior to expiry of the threshold time interval.

14. A method comprising:

producing a pulse-width-modulated (PWM) signal to control a first current of an electrical load;

measuring the first current with first and second paths and respectively providing first and second current measurement signals based on the first current measured using the first and second paths;

asserting a current monitor signal in response to the first and second current measurement signals being found to be matching with each other;

detecting an absence of the asserted current monitor signal prior to expiry of a threshold time interval; and

in response to detecting the absence of the asserted current monitor signal, producing, prior to expiry of the threshold time interval, a first PWM signal pulse having a controlled duty-cycle.

15. The method of claim 14 , wherein detecting the absence of the asserted current monitor signal prior to expiry of the threshold time interval comprises detecting the absence of the asserted current monitor signal prior to expiry of the threshold time interval while the PWM signal has a first duty-cycle, and, in response to detecting the absence of the asserted current monitor signal, producing, prior to expiry of the threshold time interval, the first PWM signal pulse having a second duty-cycle different from the first duty-cycle.

16. The method of claim 15 , wherein producing the first PWM signal pulse comprises producing a single PWM signal pulse prior to expiry of the threshold time interval.

17. The method of claim 16 , wherein the second duty-cycle is higher than the first duty-cycle when the first duty-cycle is below 50%, and when the second duty-cycle is lower than the first duty-cycle when the first duty-cycle is higher than 50%.

18. The method of claim 17 , wherein the first duty-cycle is below 5% or above 95%.

19. The method of claim 14 , wherein the threshold time interval is about 20 ms.

20. The method of claim 14 , wherein the PWM signal has a frequency between 10 kHz and 20 kHz.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 24, 2021
From: ERRICO, NICOLA; POLETTO, VANNI; VILMERCATI, PAOLO; CIGNOLI, MARCO
To: STMICROELECTRONICS S.R.L.
Reel/Frame 058208/0232 →
Priority Claims (1)
IT 102020000032042 · Dec 23, 2020 · national
Continuity (1)
Related Publication 20220200509A1 · Jun 23, 2022
Cited By (1)
US 12,470,157