IP Library › Granted Patent US 11,726,378
Granted Patent B2
US 11,726,378 · App. 17/537,958 · Granted Aug 15, 2023

Liquid crystal display device

Inventors: Shunpei Yamazaki (Setagaya, JP); Yukie Suzuki (Atsugi, JP); Hideaki Kuwabara (Isehara, JP); Hajime Kimura (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
G02F1/1368G02F1/1339G02F1/133345G02F1/134309G02F1/136286H01L27/1214H01L27/1222H01L27/1288H01L29/04H01L29/66765H01L29/78678H01L29/78696H01L29/458H01L29/4908
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,726,378
App. No.
17/537,958
Granted
Aug 15, 2023
Kind
B2
Abstract

A method of manufacturing, with high mass productivity, liquid crystal display devices having highly reliable thin film transistors with excellent electric characteristics is provided. In a liquid crystal display device having an inverted staggered thin film transistor, the inverted staggered thin film transistor is formed as follows: a gate insulating film is formed over a gate electrode; a microcrystalline semiconductor film which functions as a channel formation region is formed over the gate insulating film; a buffer layer is formed over the microcrystalline semiconductor film; a pair of source and drain regions are formed over the buffer layer; and a pair of source and drain electrodes are formed in contact with the source and drain regions so as to expose a part of the source and drain regions.

Claims (67)

1. A liquid crystal display device comprising:

a pixel comprising a first pixel electrode of a first liquid crystal element and a second pixel electrode of a second liquid crystal element; and

a shift register electrically connected to the pixel, the shift register comprising a first transistor, a second transistor, a third transistor, and a fourth transistor,

wherein each of the first pixel electrode and the second pixel electrode is a sub-pixel,

wherein one of a source electrode and a drain electrode of the first transistor is electrically connected to one of a source electrode and a drain electrode of the second transistor,

wherein one of a source electrode and a drain electrode of the third transistor is electrically connected to one of a source electrode and a drain electrode of the fourth transistor,

wherein the other of the source electrode and the drain electrode of the first transistor is electrically connected to a first wiring,

wherein the other of the source electrode and the drain electrode of the second transistor is electrically connected to a second wiring,

wherein a gate electrode of the first transistor is electrically connected to a gate electrode of the fourth transistor,

wherein a gate electrode of the second transistor is electrically connected to the one of the source electrode and the drain electrode of the third transistor and the one of the source electrode and the drain electrode of the fourth transistor,

wherein a gate electrode of the third transistor is electrically connected to the other of the source electrode and the drain electrode of the third transistor,

wherein each of the first transistor, the second transistor, the third transistor, and the fourth transistor includes:

a gate insulating film over the gate electrode;

a first semiconductor film over the gate insulating film;

a second semiconductor film over the first semiconductor film;

a third semiconductor film over the second semiconductor film; and

the source electrode and the drain electrode over the third semiconductor film, and

wherein an end portion of one of the source electrode and the drain electrode included in one of the first transistor, the second transistor, the third transistor, and the fourth transistor has a region positioned inside an end portion of the third semiconductor film included in the one of the first transistor, the second transistor, the third transistor, and the fourth transistor.

2. The liquid crystal display device according to claim 1 ,

wherein the gate electrode of each of the first transistor, the second transistor, the third transistor, and the fourth transistor includes molybdenum.

3. The liquid crystal display device according to claim 1 ,

wherein the source electrode and the drain electrode of each of the first transistor, the second transistor, the third transistor, and the fourth transistor include molybdenum.

4. The liquid crystal display device according to claim 1 ,

wherein the third semiconductor film of each of the first transistor, the second transistor, the third transistor, and the fourth transistor includes an impurity element imparting one conductivity type.

5. A liquid crystal display device comprising:

a pixel comprising a first pixel electrode of a first liquid crystal element and a second pixel electrode of a second liquid crystal element; and

a shift register electrically connected to the pixel, the shift register comprising a first transistor, a second transistor, a third transistor, and a fourth transistor,

wherein one of a source electrode and a drain electrode of the first transistor is electrically connected to one of a source electrode and a drain electrode of the second transistor,

wherein one of a source electrode and a drain electrode of the third transistor is electrically connected to one of a source electrode and a drain electrode of the fourth transistor,

wherein the other of the source electrode and the drain electrode of the first transistor is electrically connected to a first wiring,

wherein the other of the source electrode and the drain electrode of the second transistor is electrically connected to a second wiring,

wherein a gate electrode of the first transistor is electrically connected to a gate electrode of the fourth transistor,

wherein a gate electrode of the second transistor is electrically connected to the one of the source electrode and the drain electrode of the third transistor and the one of the source electrode and the drain electrode of the fourth transistor,

wherein a gate electrode of the third transistor is electrically connected to the other of the source electrode and the drain electrode of the third transistor,

wherein at least one of each of the first transistor, the second transistor, the third transistor, and the fourth transistor includes:

a gate insulating film over the gate electrode;

a first semiconductor film over the gate insulating film;

a second semiconductor film over the first semiconductor film;

a third semiconductor film over the second semiconductor film; and

the source electrode and the drain electrode over the third semiconductor film, and

wherein an end portion of one of the source electrode and the drain electrode included in one of the first transistor, the second transistor, the third transistor, and the fourth transistor has a region positioned inside an end portion of the third semiconductor film included in the one of the first transistor, the second transistor, the third transistor, and the fourth transistor.

6. The liquid crystal display device according to claim 5 ,

wherein each of the first pixel electrode and the second pixel electrode is a sub-pixel.

7. The liquid crystal display device according to claim 5 ,

wherein the third semiconductor film of each of the first transistor, the second transistor, the third transistor, and the fourth transistor includes an impurity element imparting one conductivity type.

8. A liquid crystal display device comprising:

a pixel comprising a first pixel electrode of a first liquid crystal element and a second pixel electrode of a second liquid crystal element; and

a shift register electrically connected to the pixel, the shift register comprising a first transistor, a second transistor, a third transistor, and a fourth transistor,

wherein one of a source electrode and a drain electrode of the first transistor is electrically connected to one of a source electrode and a drain electrode of the second transistor,

wherein one of a source electrode and a drain electrode of the third transistor is electrically connected to one of a source electrode and a drain electrode of the fourth transistor,

wherein the other of the source electrode and the drain electrode of the first transistor is electrically connected to a first wiring,

wherein the other of the source electrode and the drain electrode of the second transistor is electrically connected to a second wiring,

wherein a gate electrode of the first transistor is electrically connected to a gate electrode of the fourth transistor,

wherein a gate electrode of the second transistor is electrically connected to the one of the source electrode and the drain electrode of the third transistor and the one of the source electrode and the drain electrode of the fourth transistor,

wherein a gate electrode of the third transistor is electrically connected to the other of the source electrode and the drain electrode of the third transistor,

wherein the pixel further comprises a fifth transistor electrically connected to the first pixel electrode and a sixth transistor electrically connected to the second pixel electrode,

wherein each of the fifth transistor and the sixth transistor includes:

a gate insulating film over a gate electrode;

a first semiconductor film over the gate insulating film;

a second semiconductor film over the first semiconductor film;

a third semiconductor film over the second semiconductor film; and

a source electrode and a drain electrode over the third semiconductor film, and

wherein an end portion of one of the source electrode and the drain electrode included in one of the fifth transistor and the sixth transistor has a region positioned inside an end portion of the third semiconductor film included in the one of the fifth transistor and the sixth transistor.

9. The liquid crystal display device according to claim 8 ,

wherein each of the first pixel electrode and the second pixel electrode is a sub-pixel.

10. The liquid crystal display device according to claim 8 ,

wherein the third semiconductor film of each of the fifth transistor and the sixth transistor includes an impurity element imparting one conductivity type.

Priority Claims (1)
JP 2007-179092 · Jul 6, 2007 · national
Continuity (12)
Continuation 16912853 · Jun 26, 2020
Continuation 16726444 · Dec 24, 2019
Continuation 16411594 · May 14, 2019
Division 15698904 · Sep 8, 2017
Continuation 14859741 · Sep 21, 2015
Continuation 14489990 · Sep 18, 2014
Continuation 13909398 · Jun 4, 2013
Continuation 13681880 · Nov 20, 2012
Continuation 13332786 · Dec 21, 2011
Continuation 12795040 · Jun 7, 2010
Continuation 12213729 · Jun 24, 2008
Related Publication 20220091453A1 · Mar 24, 2022