IP Library › Granted Patent US 11,994,942
Granted Patent B2
US 11,994,942 · App. 17/558,035 · Granted May 28, 2024

Raw bit error rate based trim level adjustments for memory

Inventors: Ezra E. Hartz (Boise, ID); Joseph A. De La Cerda (Boise, ID); Nicolas Soberanes (Boise, ID); Christopher Moore (Redwood City, CA); Bruce J. Ford (Meridian, ID); Benjamin Rivera (Boise, ID)
Assignee: Micron Technology, Inc.
G06F11/0793G06F11/0727G06F11/076
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,994,942
App. No.
17/558,035
Granted
May 28, 2024
Kind
B2
Abstract

A processing device coupled to the memory device can be configured to monitor respective raw bit error rates (RBERs) corresponding to a plurality of groups of memory cells of the memory device. The processing device can also be configured to responsive to determining that an RBER corresponding to a particular group of the plurality of groups of memory cells has met a criteria, adjust a read window budget corresponding to the particular group of memory cells.

Claims (32)

1. An apparatus, comprising:

a memory device;

a processing device coupled to the memory device and configured to:

monitor respective raw bit error rates (RBERs) corresponding to a plurality of groups of memory cells of the memory device; and

responsive to determining that an RBER corresponding to a particular group of the plurality of groups of memory cells has met a criteria, adjust a read window budget corresponding to the particular group of memory cells.

2. The apparatus of claim 1 , wherein the processing device is further configured to determine that the RBER corresponding to the particular group of the plurality of groups of memory cells has met the criteria by determining that the RBER is greater than a threshold.

3. The apparatus of claim 1 , wherein the processing device is further configured to monitor the respective RBERs corresponding to the plurality of groups of memory cells, wherein each group of the plurality of groups of memory cells comprises a block of memory cells.

4. The apparatus of claim 1 , wherein the processing device is further configured to monitor the respective RBERs corresponding to the plurality of groups of memory cells, wherein each group of the plurality of groups of memory cells comprises memory cells coupled to a respective word line.

5. The apparatus of claim 1 , wherein the processing device is further configured to, responsive to determining that the RBER corresponding to the particular group of the plurality of groups of memory cells has met the criteria, adjust the read window budget corresponding to the plurality of groups of memory cells.

6. The apparatus of claim 1 , wherein the processing device is further configured to monitor the respective RBERs for a plurality of sampling periods.

7. The apparatus of claim 6 , wherein the processing device is further configured to determine whether to adjust the read window budget for each sample period of the plurality of sample periods.

8. The apparatus of claim 1 , wherein the processing device is further configured to, responsive to determining that the plurality of RBERs is smaller than a threshold, refrain from adjusting the read window budget of the plurality of groups of memory cells.

9. A method, comprising:

determining a plurality of raw bit error rates (RBERs) of a memory sub-system;

providing the plurality of RBERs external to the memory sub-system to generate an identification (ID) of a group of memory cells of a plurality of groups of memory cells;

receiving, at the memory sub-system, the ID of the group of memory cells;

determining, at a controller of the memory sub-system and utilizing the plurality of RBERs and the ID, whether the group of the plurality of groups of memory cells of the memory sub-system is likely to fail; and

responsive to determining that the group of the plurality of groups is likely to fail, refraining from utilizing the group of memory cells.

10. The method of claim 9 , further comprising receiving the ID of the group of memory cells from a host that generated the ID of the group of memory cells based on the plurality of RBERs.

11. The method of claim 9 , further comprising receiving the ID of the group of memory cells from a network processor via a host.

12. The method of claim 9 , further comprises, responsive to determining the plurality of groups is not likely to fail, continuing to utilize the group of memory cells.

13. The method of claim 12 , wherein continuing to utilize the group of memory cells further comprises marking the group of memory cells as good such that the group of memory cells is usable.

14. The method of claim 9 , wherein refraining from utilizing the group of memory cells further comprises marking the group of memory cells as bad such that the group of memory cells is not usable.

15. The method of claim 9 , wherein refraining from utilizing the group of memory cells further comprises marking the group of memory cells as bad such that use of the block of memory cells is limited.

16. An apparatus, comprising:

a memory device;

a processing device coupled to the memory device and configured to:

monitor respective raw bit error rates (RBERs) corresponding to a plurality of groups of memory cells of the memory device;

responsive to determining that an RBER corresponding to a particular group of the plurality of groups of memory cells meets a criteria, adjust a read window budget corresponding to the particular group of the plurality of groups of memory cells;

responsive to determining, utilizing the respective RBERs, that a different group of the plurality of groups of memory cells is likely to fail, refrain from utilizing the different group of the plurality of groups of memory cells.

17. The apparatus of claim 16 , wherein the processing device is configured to determine that the RBER meets the criteria by determining whether the RBER is greater than a first RBER threshold.

18. The apparatus of claim 17 , wherein the processing device is configured to determine that the different group of memory cells is likely to fail by determining whether the respective RBER is greater than a second RBER threshold where the second RBER is greater than the first RBER.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 21, 2021
From: HARTZ, EZRA E.; DE LA CERDA, JOSEPH A.; SOBERANES, NICOLAS; MOORE, CHRISTOPHER; FORD, BRUCE J.; RIVERA, BENJAMIN
To: MICRON TECHNOLOGY, INC.
Reel/Frame 058449/0345 →
Continuity (1)
Related Publication 20230195559A1 · Jun 22, 2023
Cited By (1)
US 12,744,096