IP Library › Granted Patent US 11,652,443
Granted Patent B2
US 11,652,443 · App. 17/587,127 · Granted May 16, 2023

Circuit device and oscillator

Inventors: Yuichi Toriumi (Minowa, JP); Hideo Haneda (Shiojiri, JP); Teppei Higuchi (Chino, JP); Atsushi Tanaka (Minowa, JP)
H03B5/04H03B5/32H03B2200/005H03B2201/025H03B2201/0208
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,652,443
App. No.
17/587,127
Granted
May 16, 2023
Kind
B2
Abstract

A circuit device includes an oscillation circuit and a processing circuit that generates capacitance control data. The oscillation circuit includes a variable capacitance circuit whose capacitance value is variably controlled based on the capacitance control data, and an oscillation frequency thereof is controlled based on the capacitance value of the variable capacitance circuit. The variable capacitance circuit includes a capacitor array. The capacitor array includes a plurality of capacitors each having a binary-weighted capacitance value, and a plurality of switches that are on-off controlled based on the capacitance control data. The processing circuit outputs the capacitance control data, which is subjected to dithering, so as to switch the capacitance value of the variable capacitance circuit between a first capacitance value and a second capacitance value in a time division manner.

Claims (42)

1. A circuit device comprising:

a processing circuit that generates capacitance control data; and

an oscillation circuit that includes a variable capacitance circuit whose capacitance value is variably controlled based on the capacitance control data, and whose oscillation frequency is controlled based on the capacitance value of the variable capacitance circuit, wherein

the variable capacitance circuit includes a capacitor array,

the capacitor array includes

a plurality of capacitors each having a binary-weighted capacitance value, and

a plurality of switches that are provided in series with the plurality of capacitors between an oscillation node and a ground node of the oscillation circuit and that are on-off controlled based on the capacitance control data, and

the processing circuit outputs the capacitance control data, which is subjected to dithering, so as to switch the capacitance value of the variable capacitance circuit between a first capacitance value and a second capacitance value in a time division manner, wherein

in the dithering, the processing circuit

samples input capacitance control data at a predetermined interval,

in a first period of the predetermined interval, switches, in a time division manner, the input capacitance control data between the input capacitance control data during the first period and data obtained by adding 1 LSB to the input capacitance control data during the first period, and

in a second period following the first period, switches, in a time division manner, the input capacitance control data between the input capacitance control data during the second period and data obtained by adding 1 LSB to the input capacitance control data during the second period.

2. The circuit device according to claim 1 , wherein

the plurality of capacitors of the capacitor array include

a first capacitor group in which a plurality of MIM capacitors are coupled in parallel and that corresponds to a high-order side bit of the capacitance control data, and

a second capacitor group in which a plurality of MIM capacitors are coupled in series and that corresponds to a low-order side bit of the capacitance control data.

3. The circuit device according to claim 1 , wherein

the processing circuit includes

a temperature compensation unit that performs temperature compensation based on temperature detection data and outputs, as the input capacitance control data, a result of the temperature compensation, and

a dithering unit that performs the dithering on the input capacitance control data and outputs dithered capacitance control data.

4. The circuit device according to claim 3 , wherein

the processing circuit outputs, as the capacitance control data, the dithered capacitance control data to the variable capacitance circuit.

5. The circuit device according to claim 3 , wherein

the processing circuit includes a time division unit that performs time division on the dithered capacitance control data,

the dithering unit outputs, in a time division manner, first dithered capacitance control data corresponding to the first capacitance value and second dithered capacitance control data corresponding to the second capacitance value, and

the time division unit

performs the time division based on the first dithered capacitance control data such that the capacitance value of the variable capacitance circuit is the first capacitance value as a time averaged value, and outputs the capacitance control data, and

performs the time division based on the second dithered capacitance control data such that the capacitance value of the variable capacitance circuit is the second capacitance value as a time averaged value, and outputs the capacitance control data.

6. The circuit device according to claim 5 , wherein

the time division unit

outputs to the variable capacitance circuit, in a time division manner, the capacitance control data corresponding to a third capacitance value equal to or less than the first capacitance value and the capacitance control data corresponding to a fourth capacitance value larger than the first capacitance value such that the capacitance value of the variable capacitance circuit is the first capacitance value in time average when the first dithered capacitance control data is input, and

outputs to the variable capacitance circuit, in a time division manner, the capacitance control data corresponding to a fifth capacitance value equal to or less than the second capacitance value and the capacitance control data corresponding to a sixth capacitance value larger than the second capacitance value such that the capacitance value of the variable capacitance circuit is the second capacitance value in time average when the second dithered capacitance control data is input.

7. The circuit device according to claim 6 , wherein

the capacitor array includes

a capacitor for switching having a capacitance value same as that of a capacitor having a minimum capacitance value among the plurality of capacitors each having a binary-weighted capacitance value, and

a switch for switching provided in series with the capacitor for switching and between the oscillation node and the ground node, and

the switch for switching

is turned off when the capacitance control data corresponding to the third capacitance value is input, and is turned on when the capacitance control data corresponding to the fourth capacitance value is input, and

is turned off when the capacitance control data corresponding to the fifth capacitance value is input, and is turned on when the capacitance control data corresponding to the sixth capacitance value is input.

8. An oscillator comprising:

the circuit device according to claim 1 ; and

a resonator that oscillates by being driven by the oscillation circuit.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 28, 2022
From: TORIUMI, YUICHI; HANEDA, HIDEO; HIGUCHI, TEPPEI; TANAKA, ATSUSHI
To: SEIKO EPSON CORPORATION
Reel/Frame 058808/0023 →
Priority Claims (1)
JP JP2021-012770 · Jan 29, 2021 · national
Continuity (1)
Related Publication 20220247352A1 · Aug 4, 2022