IP Library › Granted Patent US 12,360,562
Granted Patent B2
US 12,360,562 · App. 17/588,764 · Granted Jul 15, 2025

Digitizer panel and electronic device including the same

Inventors: Myeongsil Park (Gyeonggi-do, KR); Jungbae Bae (Gyeonggi-do, KR)
Assignee: Samsung Electronics Co., Ltd.
G06F1/1643G06F1/1616G06F3/04164G06F3/044G06F3/046
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,360,562
App. No.
17/588,764
Granted
Jul 15, 2025
Kind
B2
Abstract

An electronic device according to certain embodiments comprises: a digitizer panel; and a printed circuit board electrically connected to the digitizer panel, wherein the digitizer panel includes: a body including an insulating layer, a first layer laminated on a first surface of the insulating layer and including first connection pads, a second layer laminated on a second surface opposite to the first surface of the insulating layer, signal patterns included in the first layer and the second layer, and dummy patterns electrically disconnected from the signal patterns, and a connection part including second connection pads corresponding to the first connection pads and electrically connected to the printed circuit board, wherein the signal patterns included in the first layer and the signal patterns included in the second layer are electrically connected to each other by a via hole disposed in the insulating layer, and dummy patterns are arranged in a pad region of the second layer facing a portion in which the first connection pads are arranged.

Claims (45)

1. An electronic device comprising:

a display panel;

a digitizer panel; and

a printed circuit board electrically connected to the digitizer panel,

wherein the digitizer panel includes:

an insulating layer, having a first surface and a second surface opposite to the first surface,

a plurality of first signal lines arranged on the first surface;

a plurality of second signal lines arranged on the second surface,

first connection pads arranged in a pad region of the first surface,

a plurality of dummy lines arranged on the second surface under the pad region of the first surface, the plurality of dummy lines electrically disconnected from the plurality of first signal lines and the plurality of second signal lines, and

second connection pads corresponding to the first connection pads and electrically connected to the printed circuit board, wherein:

wherein the plurality of first signal lines are electrically connected to at least one via hole in the insulating layer at the first surface, and plurality of the second signal lines are electrically connected to the at least one via hole in the insulating layer at the second surface,

the first connection pads include a plurality of first pads arranged to overlap with the plurality of dummy lines and a plurality of second pads arranged to overlap with the plurality of second signal lines,

the plurality of second signal lines includes a plurality of second signal line groups separated from each other with a designated distance, each of the plurality of second signal line groups comprising at least one second signal line, and

the plurality of dummy lines are disposed between each of the plurality of second signal line groups to correspond to at least one of the plurality of first pads.

2. The electronic device of claim 1 , wherein the plurality of first signal lines and the plurality of second signal lines include signal lines extending in a first direction and arranged in a second direction perpendicular to the first direction, and signal lines extending in the second direction and arranged in the first direction.

3. The electronic device of claim 2 , wherein the first connection pads extend in the first direction and are arranged in the second direction.

4. The electronic device of claim 3 , wherein the plurality of dummy lines extends in the first direction to be parallel to the first connection pads and are arranged in the second direction.

5. The electronic device of claim 3 , wherein the signal lines extending in the first direction include (1-1)th signal lines arranged on the first layer and (1-2)th signal lines arranged on the second layer, and

the (1-1)th signal lines and the (1-2)th signal lines are electrically connected to each other by the at least one via hole.

6. The electronic device of claim 5 , wherein some of the (1-2)th signal lines are arranged on the second layer under the pad region of the first layer.

7. The electronic device of claim 6 , wherein, under the pad region of the first layer, the (1-2)th signal lines and the plurality of dummy lines are arranged such that an interval between the (1-2)th signal lines, an interval between the (1-2)th signal lines and the plurality of dummy lines, and an interval between the plurality of dummy lines are smaller than an interval between the first connection pads.

8. The electronic device of claim 6 , wherein a width of the (1-2)th signal lines is greater than a width of the first connection pads.

9. The electronic device of claim 6 , wherein a width of the plurality of dummy lines is greater than a width of the first connection pads.

10. The electronic device of claim 1 , wherein the first connection pads and the second connection pads are electrically connected to each other by a conductive adhesive member.

11. A digitizer panel comprising:

an insulating layer, having a first surface and a second surface opposite to the first surface;

a plurality of first signal lines arranged on the first surface;

a plurality of second signal lines arranged on the second surface;

first connection pads arranged in a pad region of the first surface,

a plurality of dummy lines arranged on the second surface under the pad region of the first surface, the plurality of dummy lines electrically disconnected from the plurality of first signal lines and the plurality of second signal lines, and

second connection pads corresponding to the first connection pads and electrically connected to the printed circuit board, wherein;

wherein the plurality of first signal lines are electrically connected to at least one via hole in the insulating layer at the first surface, and the plurality of second signal lines are electrically connected to the via hole in the insulating layer at the second surface,

the first connection pads include a plurality of first pads arranged to overlap with the plurality of dummy lines and a plurality of second pads arranged to overlap with the plurality of second signal lines,

the plurality of second signal lines includes a plurality of second signal line groups separated from each other with a designated distance, each of the plurality of second signal line groups comprising at least one second signal line, and

the plurality of dummy lines are disposed between each of the plurality of second signal line groups to correspond to at least one of the plurality of first pads.

12. The digitizer panel of claim 11 , wherein the plurality of first signal lines and the plurality of second signal lines include signal lines extending in a first direction and arranged in a second direction perpendicular to the first direction, and signal lines extending in the second direction and arranged in the first direction.

13. The digitizer panel of claim 12 , wherein the first connection pads extend in the first direction and are arranged in the second direction.

14. The digitizer panel of claim 13 , wherein the plurality of dummy lines extends in the first direction to be parallel to the first connection pads and are arranged in the second direction.

15. The digitizer panel of claim 12 , wherein the signal lines extending in the first direction include (1-1)th signal lines arranged on the first layer and (1-2)th signal lines arranged on the second layer, and

the (1-1)th signal lines and the (1-2)th signal lines are electrically connected to each other by the at least one via hole.

16. The digitizer panel of claim 15 , wherein some of the (1-2)th signal lines are arranged on the second layer under the pad region of the first layer.

17. The digitizer panel of claim 16 , wherein, the (1-2)th signal lines and the plurality of dummy lines are arranged such that an interval between the (1-2)th signal lines, an interval between the (1-2)th signal lines and the plurality of dummy lines, and an interval between the plurality of dummy lines are smaller than an interval between the first connection pads.

18. The digitizer panel of claim 16 , wherein a width of the (1-2)th signal lines is greater than a width of the first connection pads.

19. The digitizer panel of claim 16 , wherein a width of the plurality of dummy lines is greater than a width of the first connection pads.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jan 31, 2022
From: PARK, MYEONGSIL; BAE, JUNGBAE
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 058830/0818 →
Priority Claims (2)
KR 10-2021-0018114 · Feb 9, 2021 · national
KR 10-2021-0086536 · Jul 1, 2021 · national
Continuity (2)
Continuation PCTKR2022000820 · Jan 17, 2022
Related Publication 20220253100A1 · Aug 11, 2022
References Cited (81)
US 6188391B1 · Seely · 2001 [cited by examiner]
US 9851840B2 · Hwang · 2017 [cited by examiner]
US 10310644B2 · Park · 2019 [cited by examiner]
US 10454048B2 · Jeong · 2019 [cited by examiner]
US 10606397B2 · Jun · 2020 [cited by examiner]
US 10707280B2 · Jeong et al. · 2020 [cited by applicant]
US 11016622B2 · Yang · 2021 [cited by examiner]
US 11271019B2 · Son · 2022 [cited by applicant]
US 11379074B2 · Yoon · 2022 [cited by examiner]
US 11429236B2 · Yang · 2022 [cited by examiner]
US 11500506B2 · Kishimoto · 2022 [cited by examiner]
US 11515369B2 · Park · 2022 [cited by examiner]
US 11886238B2 · Shin · 2024 [cited by examiner]
US 20030052867A1 · Shigetaka · 2003 [cited by examiner]
US 20060274055A1 · Reynolds · 2006 [cited by examiner]
US 20130016363A1 · Iwamoto · 2013 [cited by applicant]
US 20140022187A1 · Jeong · 2014 [cited by examiner]
US 20140062909A1 · Choi et al. · 2014 [cited by applicant]
US 20140084907A1 · Kobori · 2014 [cited by examiner]
US 20140320760A1 · Ishizaki · 2014 [cited by applicant]
US 20150035642A1 · Huang et al. · 2015 [cited by applicant]
US 20160266692A1 · Park · 2016 [cited by examiner]
US 20160283031A1 · Hwang · 2016 [cited by examiner]
US 20170364194A1 · Jang · 2017 [cited by examiner]
US 20180062092A1 · Jeong · 2018 [cited by examiner]
US 20180336818A1 · Zheng et al. · 2018 [cited by applicant]
US 20190074328A1 · Park · 2019 [cited by examiner]
US 20200142514A1 · Hwang · 2020 [cited by examiner]
US 20200295114A1 · Moon et al. · 2020 [cited by applicant]
US 20200310594A1 · Yang · 2020 [cited by examiner]
US 20200363892A1 · Kim · 2020 [cited by examiner]
US 20210005960A1 · Kida · 2021 [cited by examiner]
US 20210068247A1 · Hong et al. · 2021 [cited by applicant]
US 20210263614A1 · Yang · 2021 [cited by examiner]
US 20210286465A1 · Jung · 2021 [cited by examiner]
US 20210357048A1 · Kishimoto · 2021 [cited by examiner]
US 20220027035A1 · Yoon · 2022 [cited by examiner]
US 20220028935A1 · Park · 2022 [cited by examiner]
US 20220043481A1 · Shin · 2022 [cited by examiner]
US 20220059609A1 · Song et al. · 2022 [cited by applicant]
US 20220075413A1 · Park · 2022 [cited by examiner]
US 20220187979A1 · Jung · 2022 [cited by examiner]
US 20220253100A1 · Park · 2022 [cited by examiner]
US 20220253111A1 · Asada · 2022 [cited by examiner]
US 20220397970A1 · Nonami · 2022 [cited by examiner]
US 20230040591A1 · Kishimoto et al. · 2023 [cited by applicant]
US 20230229268A1 · Fang · 2023 [cited by examiner]
US 20230299091A1 · Lan · 2023 [cited by examiner]
US 20230350627A1 · Jeon · 2023 [cited by examiner]
US 20230393694A1 · Kim · 2023 [cited by examiner]
CN 110663076A · 2020 [cited by applicant]
EP 2287717A1 · 2011 [cited by applicant]
EP 2704197A1 · 2014 [cited by applicant]
EP 3067786A1 · 2016 [cited by applicant]
JP 4514514B2 · 2010 [cited by applicant]
JP 2014191650A · 2014 [cited by applicant]
JP 5777094B2 · 2015 [cited by applicant]
JP 5879645B2 · 2016 [cited by applicant]
KR 1020140010799A · 2014 [cited by applicant]
KR 101416581B1 · 2014 [cited by applicant]
KR 1020140123434A · 2014 [cited by applicant]
KR 1020150025389A · 2015 [cited by applicant]
KR 1020160043212A · 2016 [cited by applicant]
KR 1020160109964A · 2016 [cited by applicant]
KR 1020170060727A · 2017 [cited by applicant]
KR 1020180105551A · 2018 [cited by applicant]
KR 1020180119198A · 2018 [cited by applicant]
KR 1020190054463A · 2019 [cited by applicant]
KR 1020190075653 · 2019 [cited by applicant]
KR 1020190108747A · 2019 [cited by applicant]
KR 102059321B1 · 2019 [cited by applicant]
KR 1020200110491A · 2020 [cited by applicant]
KR 1020200115807 · 2020 [cited by applicant]
KR 1020200116582A · 2020 [cited by applicant]
KR 1020210026209A · 2021 [cited by applicant]
KR 1020210142039A · 2021 [cited by applicant]
KR 1020220023924A · 2022 [cited by applicant]
International Search Report dated Apr. 20, 2022. [cited by applicant]
Written Opinion dated Apr. 20, 2022. [cited by applicant]
European Office Action dated Jan. 22, 2024. [cited by applicant]
Korean Decision to Grant a Patent dated Jul. 22, 2024. [cited by applicant]