IP Library › Granted Patent US 12,230,641
Granted Patent B2
US 12,230,641 · App. 17/613,173 · Granted Feb 18, 2025

Display panel, manufacturing method thereof, and display device

Inventors: Weiyun Huang (Beijing, CN); Jianchang Cai (Beijing, CN); Xingliang Xiao (Beijing, CN); Yao Huang (Beijing, CN); Yuanyou Qiu (Beijing, CN); Zhong Lu (Beijing, CN)
Assignees: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
H01L27/124H01L27/1259
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,230,641
App. No.
17/613,173
Granted
Feb 18, 2025
Kind
B2
Abstract

A display panel, a manufacturing method thereof and a display device. The display panel includes a first region and a second region. The second region includes a driving circuitry layer and a first light-emitting unit located on a base substrate, the first region includes a plurality of second light-emitting units located on the base substrate, the second light-emitting unit is electrically coupled to the driving circuitry layer through a transparent conductive layer, the transparent conductive layer includes at least two conductive sub-layers laminated one on another and insulated from each other, each conductive sub-layer includes at least one transparent conductive line, and each transparent conductive line is coupled to a corresponding second light-emitting unit.

Claims (18)

1. A display panel, comprising a first region and a second region, wherein the second region includes a driving circuitry layer and a first light-emitting unit located on a base substrate, the first region includes a plurality of second light-emitting units located on the base substrate, the second light-emitting unit is electrically coupled to the driving circuitry layer through a transparent conductive layer, the transparent conductive layer includes at least two conductive sub-layers laminated one on another and insulated from each other, each conductive sub-layer includes at least one transparent conductive line, and each transparent conductive line is coupled to a corresponding second light-emitting unit;

wherein the transparent conductive layer includes a first conductive sub-layer and a second conductive sub-layer, and the display panel further includes a source/drain electrode layer, a first insulation layer, a second insulation layer and a third insulation layer, wherein the first insulation layer is located at a side of the source/drain electrode layer away from the base substrate, and the first insulation layer, the first conductive sub-layer, the second insulation layer, the second conductive sub-layer and the third insulation layer are laminated one on another in a direction away from the base substrate; and

the second insulation layer insulates the first conductive sub-layer from the second conductive sub-layer.

2. The display panel according to claim 1 , wherein the first conductive sub-layer includes at least one first transparent conductive line, the second conductive sub-layer includes at least one second transparent conductive line, and an orthogonal projection of the first transparent conductive line onto the base substrate at least partially overlaps an orthogonal projection of the second transparent conductive line onto the base substrate.

3. The display panel according to claim 1 , wherein the second region includes a first display region and a second display region, a resolution of the first display region is higher than a resolution of the second display region, and a driving circuitry for driving the second light-emitting unit to emit light is located in the second display region.

4. The display panel according to claim 3 , wherein the second display region is located between the first display region and the first region.

5. The display panel according to claim 4 , wherein the second display region is arranged around the first region.

6. The display panel according to claim 4 , wherein the second display region is arranged at a horizontal edge or a longitudinal edge of the first region and the first region is adjacent to the first display region.

7. The display panel according to claim 3 , wherein the driving circuitry layer includes a first driving circuitry and a second driving circuitry, the first driving circuitry is electrically coupled to the first light-emitting unit located in the second display region, and the second driving circuitry is electrically coupled to the second light-emitting unit.

8. The display panel according to claim 1 , wherein a signal line corresponding to the second light-emitting unit is arranged in the first region and along the edge of the first region.

9. A display device, comprising the display panel according to claim 1 .

10. A method for manufacturing a display panel, wherein the display panel includes a first region and a second region, the second region includes a driving circuitry layer and a plurality of first light-emitting units located on a base substrate, and the first region includes a plurality of second light-emitting units located on the base substrate, wherein the method includes forming a transparent conductive layer on the base substrate, the second light-emitting unit is electrically coupled to the driving circuitry layer through the transparent conductive layer, the transparent conductive layer includes at least two conductive sub-layers laminated one on another and insulated from each other, each conductive sub-layer includes at least one transparent conductive line, and each transparent conductive line is coupled to a corresponding second light-emitting unit:

wherein prior to forming the transparent conductive layer on the base substrate, the method further includes: forming a source/drain electrode layer on the base substrate; and forming a first insulation layer at a side of the source/drain electrode layer away from the base substrate, wherein the forming the transparent conductive layer on the base substrate includes forming a first conductive sub-layer, a second insulation layer, a second conductive sub-layer and a third insulation layer at a side of the first insulation layer away from the base substrate;

the second insulation layer insulates the first conductive sub-layer from the second conductive sub-layer.

11. The method according to claim 10 , further comprising forming an anode layer, a light-emitting layer and a cathode layer at a side of the third insulation layer away from the base substrate.

12. The display panel according to claim 4 , wherein the driving circuitry layer includes a first driving circuitry and a second driving circuitry, the first driving circuitry is electrically coupled to the first light-emitting unit located in the second display region, and the second driving circuitry is electrically coupled to the second light-emitting unit.

13. The display panel according to claim 5 , wherein the driving circuitry layer includes a first driving circuitry and a second driving circuitry, the first driving circuitry is electrically coupled to the first light-emitting unit located in the second display region, and the second driving circuitry is electrically coupled to the second light-emitting unit.

14. The display panel according to claim 6 , wherein the driving circuitry layer includes a first driving circuitry and a second driving circuitry, the first driving circuitry is electrically coupled to the first light-emitting unit located in the second display region, and the second driving circuitry is electrically coupled to the second light-emitting unit.

Assignments (4)
CORRECTIVE ASSIGNMENT TO CORRECT THE APPLICATION NUMBER FROM 17/313173 TO 17/613173 PREVIOUSLY RECORDED ON REEL 58887 FRAME 730. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Oct 31, 2024
From: HUANG, WEIYUN; CAI, JIANCHANG; XIAO, XINGLIANG; HUANG, YAO; QIU, YUANYOU; LU, ZHONG
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 069285/0683 →
CORRECTIVE ASSIGNMENT TO CORRECT THE SPELLING OF THE FIFTH INVENTOR'S NAME PREVIOUSLY RECORDED ON REEL 058767 FRAME 0916. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT. Recorded Jan 27, 2022
From: HUANG, WEIYUN; CAI, JIANCHANG; XIAO, XINGLIANG; HUANG, YAO; QIU, YUANYOU; LU, ZHONG
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 058887/0730 →
CORRECTIVE ASSIGNMENT TO CORRECT THE 6TH INVENTOR'S NAME PREVIOUSLY RECORDED AT REEL: 058552 FRAME: 0652. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT . Recorded Jan 19, 2022
From: HUANG, WEIYUN; CAI, JIANCHANG; XIAO, XINGLIANG; HUANG, YAO; QUI, YUANYOU; LU, ZHONG
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 058767/0916 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 22, 2021
From: HUANG, WEIYUN; CAI, JIANCHANG; XIAO, XINGLIANG; HUANG, YAO; QIU, YUANYOU; LU, ZHONG
To: CHENGDU BOE OPTOELECTRONICS TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 058178/0589 →
Priority Claims (1)
CN 202010511600.X · Jun 8, 2020 · national
Continuity (1)
Related Publication 20220320146A1 · Oct 6, 2022
References Cited (14)
US 20160141353A1 · Kim et al. · 2016 [cited by applicant]
US 20170205953A1 · Sun · 2017 [cited by examiner]
US 20190393286A1 · Ding et al. · 2019 [cited by applicant]
US 20210384266A1 · Zhao et al. · 2021 [cited by applicant]
US 20210408200A1 · Zhao et al. · 2021 [cited by applicant]
CN 110459175A · 2019 [cited by applicant]
CN 110491918A · 2019 [cited by applicant]
CN 110504287A · 2019 [cited by applicant]
CN 110890026A · 2020 [cited by applicant]
CN 210515985U · 2020 [cited by applicant]
CN 111477676A · 2020 [cited by applicant]
International Search Report and Written Opinion for Application No. PCT/CN2021/098115, dated Sep. 14, 2021, 8 Pages. [cited by applicant]
Extended European Search Report for Application No. 21802582.3-1224, dated Sep. 16, 2022, 10 Pages. [cited by applicant]
Second Office Action for European Application No. 21802582.3, dated Apr. 25, 2024, 8 Pages. [cited by applicant]
Cited By (1)
US 12,364,013