IP Library Granted Patent US 11,844,174
Granted Patent B2
US 11,844,174 · App. 17/633,715 · Granted Dec 12, 2023

Electronic substrate

Inventors: Shinkuro Fujino (Kyoto, JP); Tomokazu Deki (Kanagawa, JP); Hiroyuki Tahara (Kanagawa, JP); Takao Takeshita (Tokyo, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
H05K1/0225H04N23/52H05K1/182H05K2201/0969H05K2201/10121H05K2201/10356
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,844,174
App. No.
17/633,715
Granted
Dec 12, 2023
Kind
B2
Abstract

An electronic board includes: a board including an upper surface ground on an upper surface; at least one first land formed on the upper surface and connected to a first signal line; at least one second land formed on the upper surface and connected to a second signal line; at least one third land disposed on the upper surface between the first land and the second land and connected to the upper surface ground; and at least one fourth land disposed on the upper surface on a side opposite to the third land and connected to the upper surface ground, the first land being interposed between the third land and the fourth land.

Claims (15)

1. An electronic board, comprising:

a board including an upper surface ground on an upper surface;

at least one first land formed on the upper surface and connected to a first signal line;

at least one second land formed on the upper surface and connected to a second signal line;

at least one third land disposed on the upper surface between the at least one first land and the at least one second land and connected to the upper surface ground;

at least one fourth land disposed on the upper surface on a side opposite to the at least one third land and connected to the upper surface ground, the at least one first land being interposed between the at least one third land and the at least one fourth land; and

a shielding conductor connected to the upper surface ground via the at least one third land and the at least one fourth land, the shielding conductor surrounding and covering the at least one first land and the first signal line to electromagnetically shield the at least one first land and the first signal line.

2. The electronic board according to claim 1 , wherein the at least one first land is disposed within a region of 80% of a distance between a center of the at least one third land and a center of the at least one fourth land.

3. The electronic board according to claim 1 , wherein a gap provided between an outer circumference of each of the at least one first land and the at least one second land and the upper surface ground includes a clearance of a predetermined distance.

4. The electronic board according to claim 1 , wherein the board includes a lower surface ground that is provided on a lower surface opposite to the upper surface and covers the lower surface, and

the lower surface ground does not exist at positions corresponding to the at least one first land and the at least one second land.

5. The electronic board according to claim 3 , wherein the clearance is not uniform.

6. The electronic board according to claim 1 , wherein at least one of the at least one first land, the at least one second land, the at least one third land, and the at least one fourth land corresponds to a plurality of lands.

7. The electronic board according to claim 6 , wherein a plurality of third lands or a plurality of fourth lands are disposed side by side in a direction intersecting with a line passing through one of the plurality of third lands and one of the plurality of fourth lands.

8. The electronic board according to claim 1 , wherein an area of the at least one third land is equal to or smaller than an area of the at least one fourth land.

Assignments (2)
NUNC PRO TUNC ASSIGNMENT Recorded Nov 12, 2024
From: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
To: PANASONIC AUTOMOTIVE SYSTEMS CO., LTD.
Reel/Frame 069223/0111 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 20, 2022
From: FUJINO, SHINKURO; DEKI, TOMOKAZU; TAHARA, HIROYUKI; TAKESHITA, TAKAO
To: PANASONIC INTELLECTUAL PROPERTY MANAGEMENT CO., LTD.
Reel/Frame 060555/0532 →
Priority Claims (1)
JP 2019-147349 · Aug 9, 2019 · national
Continuity (1)
Related Publication 20220322521A1 · Oct 6, 2022