IP Library Granted Patent US 11,842,942
Granted Patent B2
US 11,842,942 · App. 17/655,398 · Granted Dec 12, 2023

Structure and method related to a power module using a hybrid spacer

Inventors: Liangbiao Chen (Scarborough, ME); Yong Liu (Cumberland Foreside, ME); Tzu-Hsuan Cheng (Scarborough, ME); Stephen St. Germain (Gilbert, AZ); Roger Arbuthnot (Mesa, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/3675H01L21/565H01L23/3107H01L23/3735H01L24/32H05K7/2089H01L2224/32245H01L2224/84801H01L2924/13055
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,842,942
App. No.
17/655,398
Granted
Dec 12, 2023
Kind
B2
Abstract

A power module includes a spacer block, a thermally conductive substrate coupled to one side of the spacer block, and a semiconductor device die coupled to an opposite side of the spacer block. The spacer block includes a solid spacer block and an adjacent flexible spacer block. An inner portion of the device die is coupled to the solid spacer block, and an outer portion of the semiconductor device die is coupled to the adjacent flexible spacer block.

Claims (42)

1. A spacer block, comprising:

a solid spacer block;

an adjacent flexible spacer block; and

a metal sheet, the solid spacer block and the adjacent flexible spacer block being attached to the metal sheet, the adjacent flexible spacer block having a corrugated structure.

2. The spacer block of claim 1 , wherein the metal sheet is one of a plurality of metal sheets, and wherein the solid spacer block and the adjacent flexible spacer block are disposed between the plurality of metal sheets and fixedly coupled in place between the plurality of metal sheets by solder.

3. The spacer block of claim 1 , wherein the metal sheet includes a copper sheet and/or a copper foil.

4. The spacer block of claim 1 , wherein the corrugated structure of the adjacent flexible spacer block is made of at least one of a straight fin, a tilted fin, a bent fin, a curved fin, or an S-shaped fin.

5. The spacer block of claim 1 , wherein the adjacent flexible spacer block at least partially surrounds the solid spacer block.

6. The spacer block of claim 1 , further comprising: a thermally conductive substrate coupled to a side of the spacer block.

7. The spacer block of claim 1 , further comprising:

a semiconductor device die coupled to a first side of the spacer block.

8. The spacer block of claim 7 , wherein an inner portion of the semiconductor device die is coupled to the solid spacer block, and an outer portion of the semiconductor device die is coupled to the adjacent flexible spacer block.

9. The spacer block of claim 7 , wherein the adjacent flexible spacer block is a strip attached to, and extending from, a side of the solid spacer block toward an edge of the semiconductor device die.

10. The spacer block of claim 7 , wherein the adjacent flexible spacer block is coupled to a signal pad region at an edge of the semiconductor device die.

11. The spacer block of claim 7 , wherein the adjacent flexible spacer block is configured to accommodate mechanical displacement of the semiconductor device die induced by a coefficient of thermal expansion (CTE) mismatch.

12. The spacer block of claim 7 , further comprising:

a thermally conductive substrate coupled to a second side, opposite the first side of the spacer block.

13. The spacer block of claim 12 , wherein the solid spacer block provides a thermal pathway for heat flow from the semiconductor device die to the thermally conductive substrate.

14. The spacer block of claim 12 , wherein the thermally conductive substrate is a direct bonded copper (DBC) substrate.

15. The spacer block of claim 12 , wherein the semiconductor device die includes at least one of a fast recovery diode (FRD) or an insulated gate bipolar transistor (IGBT).

16. A spacer block, comprising:

a solid spacer block;

an adjacent flexible spacer block; and

a metal sheet, the solid spacer block and the adjacent flexible spacer block being attached to the metal sheet,

the solid spacer block including a copper metal block and the adjacent flexible spacer block including a mechanically flexible copper block.

17. A spacer block, comprising:

a solid spacer block;

an adjacent flexible spacer block; and

a pair of metal sheets, the solid spacer block and the adjacent flexible spacer block disposed between the pair of metal sheets and thermally coupled to the pair of metal sheets,

the solid spacer block being is disposed in an opening in the adjacent flexible spacer block.

18. The spacer block of claim 17 , wherein the adjacent flexible spacer block at least partially surrounds the solid spacer block.

19. The spacer block of claim 17 , wherein the adjacent flexible spacer block is a strip attached to, and extending from, a side of the solid spacer block.

20. A spacer block, comprising:

a solid spacer block;

an adjacent flexible spacer block; and

a pair of metal sheets, the solid spacer block and the adjacent flexible spacer block disposed between the pair of metal sheets and thermally coupled to the pair of metal sheets,

wherein the adjacent flexible spacer block is a strip attached to, and extending from, a side of the solid spacer block.

21. A spacer block, comprising:

a solid spacer block;

an adjacent flexible spacer block;

a metal sheet, the solid spacer block and the adjacent flexible spacer block being attached to the metal sheet; and

a semiconductor device die coupled to a side of the spacer block, wherein the adjacent flexible spacer block is configured to accommodate mechanical displacement of the semiconductor device die induced by a coefficient of thermal expansion (CTE) mismatch.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 059847, FRAME 0433 Recorded Nov 9, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 065525/0001 →
SECURITY INTEREST Recorded May 3, 2022
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 059847/0433 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 18, 2022
From: CHEN, LIANGBIAO; LIU, YONG; CHENG, TZU-HSUAN; ST. GERMAIN, STEPHEN; ARBUTHNOT, ROGER
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 059304/0249 →