IP Library Granted Patent US 12,191,264
Granted Patent B2
US 12,191,264 · App. 17/658,118 · Granted Jan 7, 2025

Thermal performance improvement and stress reduction in semiconductor device modules

Inventors: Yong Liu (Cumberland Foreside, ME); Qing Yang (Shenzhen, CN)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/562H01L21/4807H01L21/565H01L23/3735H01L24/40H01L24/48H01L25/072H01L25/18H01L25/50H01L2224/40225H01L2224/48225H01L2924/1203H01L2924/13055H01L2924/13091H01L2924/15787H01L2924/351
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,191,264
App. No.
17/658,118
Granted
Jan 7, 2025
Kind
B2
Abstract

In some aspects, the techniques described herein relate to a signal distribution assembly configured to conduct signals in a semiconductor device module, the signal distribution assembly including: a metal layer, the metal layer having: a first side, the first side being planar; and a second side opposite the first side, the second side being non-planar and including: a base portion; a first post extending from the base portion; and a second post extending from the base portion. The metal layer can be pre-molded using a molding compound disposed on the second side of the metal later, with respective surfaces of the first post and the second posted exposed through the molding compound, and or the metal layer can be coupled with a thermally conductive insulator (e.g., ceramic) layer.

Claims (85)

1. A semiconductor device module comprising:

a substrate including:

a first ceramic layer; and

a first metal layer disposed on a first surface of the substrate; and

a first semiconductor die, a first side of the first semiconductor die being coupled to the first metal layer;

a second semiconductor die, a first side of the second semiconductor die being coupled to the first metal layer; and

a signal distribution assembly including a second metal layer, the second metal layer having:

a first side, the first side being planar; and

a second side opposite the first side, the second side being non-planar and including:

a base portion;

a first post extending from the base portion, the first post being coupled with a second side of the first semiconductor die opposite the first side of the first semiconductor die; and

a second post extending from the base portion, the second post being coupled with a second side of the second semiconductor die opposite the first side of the second semiconductor die, the signal distribution assembly electrically coupling the first semiconductor die with the second semiconductor die.

2. The semiconductor device module of claim 1 , further comprising a second ceramic layer coupled with the first side of the second metal layer.

3. The semiconductor device module of claim 2 , wherein the second ceramic layer is a thermally conductive ceramic layer that is coupled with the first side of the second metal layer via a thermally conductive epoxy adhesive.

4. The semiconductor device module of claim 1 , wherein:

the signal distribution assembly is pre-molded and includes a molding compound disposed on the second side of the second metal layer;

a surface of the first post that is coupled with the first semiconductor die is exposed through the molding compound; and

a surface of the second post that is coupled with the second semiconductor die is exposed through the molding compound.

5. The semiconductor device module of claim 1 , further comprising:

an insulator layer, a first surface of the insulator layer being coupled with the first side of the second metal layer; and

a third metal layer coupled with a second surface of the insulator layer opposite the first surface of the insulator layer.

6. The semiconductor device module of claim 5 , wherein the insulator layer electrically insulative and thermally conductive.

7. The semiconductor device module of claim 1 , wherein:

the second metal layer has an overall thickness of less than 1 millimeter (mm); and

the first post and the second post have a same height of less than 0.5 mm.

8. The semiconductor device module of claim 7 , wherein the same height is less than 0.2 mm.

9. The semiconductor device module of claim 1 , wherein:

the base portion is a first base portion;

the first base portion, the first post and the second post are included in a first portion of the second metal layer; and

the second metal layer further includes a second portion having:

a second base portion; and

a third post extending from the second base portion, the third post being coupled with the second side of the first semiconductor die.

10. The semiconductor device module of claim 9 , wherein:

the first semiconductor die is one of an insulated-gate bipolar transistor (IGBT) or a metal-oxide-silicon field-effect transistor (MOSFET);

the second semiconductor die is a fast-recovery diode (FRD); and

the first post being coupled with one of an emitter terminal of the IGBT, or with a source terminal of the MOSFET;

the second post being coupled with a cathode of the FRD; and

the third post being coupled with a gate terminal of the IGBT, or with a gate terminal of the MOSFET.

11. The semiconductor device module of claim 10 , wherein the first portion of the second metal layer further includes a fourth post extending from the first base portion, the fourth post being coupled with a signal terminal of a leadframe of the semiconductor device module, the signal terminal being an emitter signal terminal, or a source signal terminal.

12. The semiconductor device module of claim 10 , wherein the first portion of the second metal layer includes a fourth post extending from the first base portion, the fourth post being coupled with a thermal sense signal pin of a leadframe of the semiconductor device module.

13. The semiconductor device module of claim 10 , wherein the second portion of the second metal layer includes a fourth post extending from the second base portion, the fourth post being coupled with a gate signal pin of a leadframe of the semiconductor device module.

14. The semiconductor device module of claim 10 , wherein:

the signal distribution assembly is pre-molded and includes a molding compound disposed on the second side of the second metal layer;

a surface of the first post that is coupled with the first semiconductor die is exposed through the molding compound;

a surface of the second post that is coupled with the second semiconductor die is exposed through the molding compound; and

a surface of the third post that is coupled with the gate terminal of the IGBT, or with the gate terminal of the MOSFET is exposed through the molding compound.

15. The semiconductor device module of claim 10 , wherein:

the first base portion of the second metal layer is coupled with a signal terminal of a leadframe of the semiconductor device module, the signal terminal being an emitter signal terminal, or a source signal terminal;

the first base portion of the second metal layer is further coupled with a thermal sense signal pin of the leadframe; and

the second base portion of the second metal layer is coupled with a gate signal pin of the leadframe.

16. A signal distribution assembly configured to conduct signals in a semiconductor device module, the signal distribution assembly comprising:

a metal layer, the metal layer having:

a first side, the first side being planar; and

a second side opposite the first side, the second side being non-planar and including:

a base portion;

a first post extending from the base portion; and

a second post extending from the base portion; and

a molding compound disposed on the second side of the metal layer, an upper surface of the first post and an upper surface of the second post being exposed through the molding compound; and

a thermally conductive ceramic layer coupled with the first side of the metal layer, the thermally conductive ceramic layer being coupled with the first side of the metal layer via a thermally conductive epoxy adhesive.

17. The signal distribution assembly of claim 16 , wherein:

the base portion is a first base portion;

the first base portion, the first post and the second post are included in a first portion of the metal layer; and

the metal layer further includes a second portion having:

a second base portion; and

a third post extending from the second base portion, an upper surface of the third post being coupled being exposed through the molding compound.

18. The signal distribution assembly of claim 17 , wherein:

the first portion of the metal layer further includes:

a fourth post extending from the first base portion, an upper surface of the fourth post being exposed through the molding compound; and

a fifth post extending from the first base portion, an upper surface of the fourth post being exposed through the molding compound; and

the second portion of the metal layer further includes a sixth post extending from the second base portion, an upper surface of the sixth post being exposed through the molding compound.

19. A signal distribution assembly configured to conduct signals in a semiconductor device module, the signal distribution assembly comprising:

a first metal layer, the first metal layer having:

a first side, the first side being planar; and

a second side opposite the first side, the second side being non-planar and including:

a base portion;

a first post extending from the base portion; and

a second post extending from the base portion; and

a thermally conductive insulator layer, a first surface of the thermally conductive insulator layer being coupled with the first side of the first metal layer; and

a second metal layer coupled with a second surface of the thermally conductive insulator layer opposite the first surface of the thermally conductive insulator layer.

20. The signal distribution assembly of claim 19 , wherein:

the base portion is a first base portion;

the first base portion, the first post and the second post are included in a first portion of the first metal layer; and

the first metal layer further includes a second portion having:

a second base portion; and

a third post extending from the second base portion.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS, RECORDED AT REEL 061071, FRAME 052 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, AS GRANTOR; ON SEMICONDUCTOR CONNECTIVITY SOLUTIONS, INC., AS GRANTOR
Reel/Frame 064067/0654 →
SECURITY INTEREST Recorded Aug 4, 2022
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; ON SEMICONDUCTOR CONNECTIVITY SOLUTIONS, INC.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 061071/0525 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 6, 2022
From: LIU, YONG; YANG, QING
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 059514/0786 →
Continuity (1)
Related Publication 20230326876A1 · Oct 12, 2023
References Cited (8)
US 9275926B2 · Hable et al. · 2016 [cited by applicant]
US 9390996B2 · Jeon · 2016 [cited by applicant]
US 20110254177A1 · Malhan et al. · 2011 [cited by applicant]
US 20170064808A1 · Rizza et al. · 2017 [cited by applicant]
US 20200176348A1 · Lim · 2020 [cited by applicant]
WO 2021181831A1 · 2021 [cited by applicant]
Systems Plus Consulting, “Infineon FF4OOR07A01E3 Double Side Cooled IGBT Module,” Reverse Costing and Technology Analysis Report, Jan. 2018. [cited by applicant]
Extended European Search Report for counterpart European Patent Application No. 23161540.2, mailed Aug. 11, 2023, 12 pages. [cited by applicant]