IP Library › Granted Patent US 12,069,266
Granted Patent B2
US 12,069,266 · App. 17/691,623 · Granted Aug 20, 2024

Encoder, decoder, encoding method, and decoding method

Inventors: Yusuke Kato (Osaka, JP); Kiyofumi Abe (Osaka, JP); Tadamasa Toma (Osaka, JP); Takahiro Nishi (Nara, JP)
Assignee: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
H04N19/13H04N19/105H04N19/176H04N19/46H04N19/91
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,069,266
App. No.
17/691,623
Granted
Aug 20, 2024
Kind
B2
Abstract

An encoder includes circuitry and memory coupled to the circuitry. In residual coding of a current block to which an orthogonal transform is not applied, when coefficient information flags relating to a coefficient in the current block are encoded, the circuitry: performs a level mapping process to transform the coefficient to a second coefficient by using a predicted value, in which the predicted value is determined based on neighboring coefficients of the coefficient within the current block; encodes second coefficient information flags by Context-based Adaptive Binary Arithmetic Coding (CABAC), each of the second coefficient information flags relating to the second coefficient; and encodes a remainder value of the coefficient with Golomb-Rice code, and when the coefficient information flags are not encoded, in operation, the circuitry: skips the level mapping process; and encodes a value of the coefficient with the Golomb-Rice code.

Claims (11)

1. An encoder comprising:

circuitry; and

memory coupled to the circuitry, wherein:

in residual coding of a current block to which an orthogonal transform is not applied, the circuitry:

when a plurality of coefficient information flags relating to a coefficient in the current block are encoded,

performs a level mapping process to transform the coefficient to a second coefficient by using a predicted value, wherein the predicted value is determined based on a plurality of neighboring coefficients of the coefficient within the current block;

encodes a plurality of second coefficient information flags by Context-based Adaptive Binary Arithmetic Coding (CABAC), each of the plurality of second coefficient information flags relating to the second coefficient; and

encodes a remainder value of the coefficient with Golomb-Rice code; and

when the plurality of coefficient information flags are not encoded, the circuitry, in operation,

skips the level mapping process; and

encodes a value of the coefficient with the Golomb-Rice code.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 13, 2022
From: KATO, YUSUKE; ABE, KIYOFUMI; TOMA, TADAMASA; NISHI, TAKAHIRO
To: PANASONIC INTELLECTUAL PROPERTY CORPORATION OF AMERICA
Reel/Frame 060174/0822 →
Continuity (3)
Continuation PCTJP2020026138 · Jul 3, 2020
Provisional Application 62905760 · Sep 25, 2019
Related Publication 20220201306A1 · Jun 23, 2022
Cited By (1)
US 12,341,964