IP Library Granted Patent US 12,068,216
Granted Patent B1
US 12,068,216 · App. 17/691,970 · Granted Aug 20, 2024

Multichannel transistor with improved gate conformation

Inventor: Shahed Reza (Albuquerque, NM)
Assignees: National Technology & Engineering Solutions of Sandia, LLC; Raytheon Company
H01L23/367H01L29/42316H01L29/7786H01L29/2003
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,068,216
App. No.
17/691,970
Granted
Aug 20, 2024
Kind
B1
Abstract

A multichannel transistor is provided. In the transistor, a plurality of gate fingers overlie a substrate and extend laterally across the substrate from a gate manifold. The gate manifold has a curved edge, and each of the gate fingers projects radially from the curved manifold edge.

Claims (9)

1. A transistor, comprising a substrate having an active area, a gate manifold formed on the substrate, and three or more gate fingers extending across the active area from the gate manifold, wherein the gate manifold has a curved edge, and each of the gate fingers projects radially from the curved manifold edge.

2. The transistor of claim 1 , wherein at least one of the three or more gate fingers has a meandering shape that comprises at least one arc.

3. The transistor of claim 1 , wherein each of the gate fingers has an effective length from a foot of the gate manifold to a finger end distal to the gate manifold, and all of the three or more gate fingers have substantially the same effective length.

4. The transistor of claim 3 , wherein each of the three or more gate fingers has a meandering shape that comprises at least one arc.

5. The transistor of claim 4 , wherein the meandering shape of at least two gate fingers comprises a plurality of arcs described about a curved central course.

6. The transistor of claim 4 , wherein the meandering shapes of the gate fingers comprise sinusoidal arcs.

7. The transistor of claim 4 , wherein the meandering shapes of the gate fingers comprise sinusoidal arcs, and the sinusoidal arcs of at least one gate finger are amplitude modulated.

8. The transistor of claim 4 , wherein the meandering shapes of the gate fingers comprise sinusoidal arcs, and the sinusoidal arcs of at least one gate finger are frequency modulated.

9. The transistor of claim 4 , wherein the meandering shapes of the gate fingers comprise sinusoidal arcs, and the sinusoidal arcs of at least one gate finger are modulated in both frequency and amplitude.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 7, 2022
From: REZA, SHAHED
To: NATIONAL TECHNOLOGY & ENGINEERING SOLUTIONS OF SANDIA, LLC; RAYTHEON COMPANY
Reel/Frame 059537/0349 →
CONFIRMATORY LICENSE Recorded Mar 17, 2022
From: NATIONAL TECHNOLOGY & ENGINEERING SOLUTIONS OF SANDIA, LLC
To: U.S. DEPARTMENT OF ENERGY
Reel/Frame 059300/0009 →
Continuity (1)
Provisional Application 63257953 · Oct 20, 2021
Cited By (2)
US 12,310,082 US 12,720,842