IP Library Granted Patent US 12,126,823
Granted Patent B2
US 12,126,823 · App. 17/700,845 · Granted Oct 22, 2024

Support of mixed IRAP and non-IRAP pictures within an access unit in multi-layer video bitstreams

Inventor: Ye-Kui Wang (San Diego, CA)
Assignee: Huawei Technologies Co., Ltd.
H04N19/46H04N19/107H04N19/11H04N19/136H04N19/14H04N19/172H04N19/184H04N19/187H04N19/43H04N19/593
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,126,823
App. No.
17/700,845
Granted
Oct 22, 2024
Kind
B2
Abstract

A method of decoding implemented by a video decoder is provided. The method includes receiving a bitstream including a coded video sequence start (CVSS) access unit (AU), wherein the CVSS AU contains a picture unit (PU) for each layer, and wherein a coded picture in each PU is a coded layer video sequence start (CLVSS) picture; identifying the coded picture from one of the layers based on a picture order count (POC) value; and decoding the coded picture to obtain a decoded picture.

Claims (29)

1. A method of decoding implemented by a video decoder, comprising:

receiving a bitstream including a coded video sequence start (CVSS) access unit (AU), wherein the CVSS AU contains a picture unit (PU) for each layer, and wherein a coded picture in each PU is a coded layer video sequence start (CLVSS) picture;

identifying the coded picture from one of the layers based on a picture order count (POC) value; and

decoding the coded picture to obtain a decoded picture.

2. The method of claim 1 , wherein the CLVSS picture is an intra random access point (IRAP) picture.

3. The method of claim 1 , wherein the CLVSS picture is a gradual decoding refresh (GDR) picture.

4. The method of claim 1 , wherein the CLVSS picture is associated with a no output before recovery flag, and wherein the no output before recovery flag is equal to 1.

5. The method of claim 1 , wherein each layer of the CVSS AU is specified by a video parameter set (VPS).

6. The method of claim 1 , wherein the CVSS AU is an initial AU of a coded video sequence (CVS).

7. The method of claim 1 , further comprising displaying the coded picture as decoded on a display of an electronic device.

8. The method of claim 1 , further comprising:

receiving a second video bitstream including a second CVSS AU, wherein the second CVSS AU contains a picture unit (PU) for each layer, and wherein a coded picture in each PU is not a CLVSS picture; and

in response to the receiving, taking some other corrective measures to ensure that a conforming bitstream corresponding to the second video bitstream is received prior to decoding the coded picture.

9. A method of encoding implemented by a video encoder, the method comprising:

inserting a picture unit (PU) containing a coded picture in each layer of a coded video sequence start (CVSS) access unit (AU), wherein the video encoder is constrained such that the coded picture in each layer is a coded layer video sequence start (CLVSS) picture;

encoding a coded layer video sequence (CLVS) including the CVSS AU into a bitstream; and

storing the bitstream for communication toward a video decoder.

10. The method of claim 9 , wherein the CLVSS picture is an intra random access point (IRAP) picture.

11. The method of claim 9 , wherein the CLVSS picture is a gradual decoding refresh (GDR) picture.

12. The method of claim 9 , wherein each layer of the CVSS AU is specified by a video parameter set (VPS).

13. A decoding device, comprising:

a receiver configured to receive a bitstream including a coded video sequence start (CVSS) access unit (AU), wherein the CVSS AU contains a picture unit (PU) for each layer, and wherein a coded picture in each PU is a coded layer video sequence start (CLVSS) picture;

a memory coupled to the receiver, the memory storing instructions; and

one or more processors coupled to the memory, the one or more processors configured to execute the instructions to cause the decoding device to:

identify the coded picture from one of the layers based on a picture order count (POC) value; and

decode the coded picture to obtain a decoded picture.

14. The decoding device of claim 13 , wherein the CLVSS picture is an intra random access point (IRAP) picture.

15. The decoding device of claim 13 , wherein the CLVSS picture is a gradual decoding refresh (GDR) picture.

16. The decoding device of claim 13 , wherein each layer of the CVSS AU is specified by a video parameter set (VPS).

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 21, 2024
From: FUTUREWEI TECHNOLOGIES, INC.
To: HUAWEI TECHNOLOGIES CO., LTD.
Reel/Frame 068737/0934 →
Continuity (3)
Continuation PCTUS2020050988 · Sep 16, 2020
Provisional Application 62905141 · Sep 24, 2019
Related Publication 20220217369A1 · Jul 7, 2022