IP Library Granted Patent US 12,339,558
Granted Patent B2
US 12,339,558 · App. 17/719,381 · Granted Jun 24, 2025

Array substrate and display device

Inventor: Hirotaka Hayashi (Tokyo, JP)
Assignee: JAPAN DISPLAY INC.
G02F1/167G02F1/16766
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,339,558
App. No.
17/719,381
Granted
Jun 24, 2025
Kind
B2
Abstract

According to one embodiment, an array substrate includes a semiconductor layer, a first electrode in contact with the semiconductor layer, a second electrode separated from the first electrode and in contact with the semiconductor layer, a first insulating layer which covers the first electrode and the second electrode, a gate electrode disposed above the first insulating layer and opposing the semiconductor layer, and the semiconductor layer comprising an aperture located between the first electrode and the second electrode in plan view.

Claims (80)

1. An array substrate comprising:

a semiconductor layer;

a first electrode in contact with the semiconductor layer;

a second electrode separated from the first electrode and in contact with the semiconductor layer;

a first insulating layer which covers the first electrode and the second electrode;

a second insulating layer disposed below the first insulating layer and covering the semiconductor layer; and

a gate electrode disposed above the first insulating layer and opposing the semiconductor layer,

wherein

the semiconductor layer comprises an aperture located between the first electrode and the second electrode in plan view,

the second insulating layer includes a first aperture and a second aperture that overlap the semiconductor layer,

the first electrode is in contact with the semiconductor layer via the first aperture, and

the second electrode is in contact with the semiconductor layer via the second aperture.

2. The array substrate of claim 1 , further comprising:

a scanning line located below the semiconductor layer and connected to the gate electrode;

wherein

the semiconductor layer overlaps the gate electrode and the scanning line.

3. The array substrate of claim 1 , wherein

the gate electrode overlaps the aperture.

4. The array substrate of claim 1 , wherein

the first electrode and the second electrode are aligned along a first direction,

the semiconductor layer includes:

a first region in contact with the first electrode;

a second region in contact with the second electrode; and

a first channel region and a second channel region, located between the first region and the second region along a first direction, and aligned along a second direction that intersects the first direction, and

the aperture is located between the first channel region and the second channel region along the second direction.

5. The array substrate of claim 4 , wherein

a width of the aperture along the first direction is greater than a distance between the aperture and the first region along the first direction.

6. The array substrate of claim 4 , wherein

a width of the aperture along the first direction is greater than a distance between the aperture and the second region along the first direction.

7. The array substrate of claim 4 , wherein

a width of the aperture along the second direction is less than a width of the first channel region or the second channel region along the second direction.

8. The array substrate of claim 4 , wherein

the semiconductor layer comprises a plurality of apertures including the aperture, aligned along the second direction.

9. The array substrate of claim 1 , wherein

the aperture of the semiconductor layer overlaps the second insulating layer.

10. The array substrate of claim 1 , wherein

the semiconductor layer includes a first channel region and a second channel region, covered by the second insulating layer, and

the aperture of the semiconductor layer is located between the first channel region and the second channel region in plan view.

11. The array substrate of claim 1 , wherein

the aperture of the semiconductor layer is located between the first aperture and the second aperture in plan view.

12. The array substrate of claim 1 , wherein

the first electrode and the second electrode are aligned along a first direction, and

the semiconductor layer has a shape elongated along a second direction that intersects the first direction.

13. The array substrate of claim 12 , wherein

the aperture has a shape elongated along the first direction.

14. A display device comprising:

an array substrate of claim 1 ;

a counter substrate opposing the array substrate; and

a display functional layer disposed between the array substrate and the counter substrate.

15. The display device of claim 14 , wherein

the array substrate comprises a pixel electrode connected to the second electrode, and

the counter substrate comprises a common electrode opposing the pixel electrode.

16. The display device of claim 14 , wherein

the display functional layer is an electrophoretic layer.

17. An array substrate comprising:

a semiconductor layer;

a first electrode in contact with the semiconductor layer;

a second electrode separated from the first electrode and in contact with the semiconductor layer;

a first insulating layer which covers the first electrode and the second electrode;

a gate electrode disposed above the first insulating layer and opposing the semiconductor layer, and

a scanning line located below the semiconductor layer, connected to the gate electrode, and extending along a first direction,

wherein

the first electrode and the second electrode are aligned along the first direction,

the semiconductor layer comprises:

a first side and a second side parallel to a second direction that intersects the first direction;

a third side and a fourth side parallel to the first direction; and

an aperture between the first electrode and the second electrode in plan view, and

the scanning line comprises a protruding portion protruding towards the third side at a position overlapping the semiconductor layer.

18. The array substrate of claim 17 , wherein

the gate electrode comprises a wide portion overlapping the semiconductor layer, and

the wide portion overlaps the aperture, the third side and the fourth side.

19. A display device comprising:

an array substrate of claim 17 ;

a counter substrate opposing the array substrate; and

a display functional layer disposed between the array substrate and the counter substrate.

20. The display device of claim 19 , wherein

the array substrate comprises a pixel electrode connected to the second electrode, and

the counter substrate comprises a common electrode opposing the pixel electrode.

21. The display device of claim 19 , wherein

the display functional layer is an electrophoretic layer.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 27, 2025
From: JAPAN DISPLAY INC.
To: MAGNOLIA WHITE CORPORATION
Reel/Frame 071741/0492 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Mar 4, 2024
From: HAYASHI, HIROTAKA
To: JAPAN DISPLAY INC.
Reel/Frame 066632/0352 →
Priority Claims (1)
JP 2021-074264 · Apr 26, 2021 · national
Continuity (1)
Related Publication 20220342271A1 · Oct 27, 2022
References Cited (13)
US 20160359055A1 · Shang · 2016 [cited by examiner]
US 20170040403A1 · Kuwabara · 2017 [cited by examiner]
US 20180046006A1 · Yamazaki · 2018 [cited by examiner]
US 20190081085A1 · Ozeki et al. · 2019 [cited by applicant]
US 20200251597A1 · Ikeda et al. · 2020 [cited by applicant]
CN 103728803A · 2014 [cited by applicant]
CN 104409513A · 2015 [cited by applicant]
CN 107731172A · 2018 [cited by applicant]
JP 201737301A · 2017 [cited by applicant]
JP 2019049627A · 2019 [cited by applicant]
JP 2020126218A · 2020 [cited by applicant]
Machine translation of Japanese Office Action issued Aug. 7, 2024, in corresponding Japanese Patent Application No. 2021-074264, 4pp. [cited by applicant]
Chinese Office Action issued Dec. 26, 2024, in corresponding Chinese Application No. 202210440952.X, 9pp. [cited by applicant]