IP Library › Granted Patent US 12,439,782
Granted Patent B2
US 12,439,782 · App. 17/736,150 · Granted Oct 7, 2025

Display panel

Inventors: Chandra Lius (Miao-Li County, TW); Kuan-Feng Lee (Miao-Li County, TW)
Assignee: INNOLUX CORPORATION
H10K59/131H10D30/6743H10D30/6755H10K59/1213
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,439,782
App. No.
17/736,150
Granted
Oct 7, 2025
Kind
B2
Abstract

A display panel includes a substrate and a pixel circuit. The pixel circuit is disposed on the substrate. The pixel circuit is configured to drive a light-emitting unit. The pixel circuit includes a first conductive line, a second conductive line disposed adjacent the first conductive line, a third conductive line and a fourth conductive line. The first conductive line and the second conductive line are disposed between the third conductive line and the fourth conductive line. The first conductive line, the second conductive line, the third conductive line, and the fourth conductive line extend along the same direction. The first distance Y 1 between the first conductive line and the second conductive line and the second distance Y 2 between the third conductive line and the fourth conductive line conform to the following relationship: 0≤Y 1 /Y 2 ≤0.25.

Claims (32)

1. A display panel, comprising:

a substrate; and

a pixel circuit, disposed on the substrate, wherein the pixel circuit is configured to drive a light-emitting unit and the pixel circuit comprises:

a first conductive line and a second conductive line disposed adjacent the first conductive line; and

a third conductive line and a fourth conductive line;

wherein the first conductive line and the second conductive line are disposed between the third conductive line and the fourth conductive line;

wherein the first conductive line, the second conductive line, the third conductive line and the fourth conductive line extend along a same direction;

wherein a first distance Y 1 between the first conductive line and the second conductive line and a second distance Y 2 between the third conductive line and the fourth conductive line conform to the following relationship: 0≤Y 1 /Y 2 ≤0.25; and

wherein the third conductive line and the fourth conductive line are the same layer.

2. The display panel according to claim 1 , wherein the pixel circuit comprises a first transistor coupled to the first conductive line and a second transistor coupled to the second conductive line, and the first transistor and the second transistor have different semiconductor materials.

3. The display panel according to claim 2 , wherein the first conductive line receives a first signal, the second conductive line receives a second signal, and the second signal is different from the first signal.

4. The display panel according to claim 3 , wherein the first signal and the second signal are control signals.

5. The display panel according to claim 3 , wherein the first signal is a common signal, and the second signal is a control signal.

6. The display panel according to claim 2 , wherein the different semiconductor materials comprise a silicon semiconductor and an oxide semiconductor.

7. The display panel according to claim 6 , wherein the silicon semiconductor comprises an amorphous silicon semiconductor, a single crystalline silicon semiconductor or a poly-silicon semiconductor.

8. The display panel according to claim 6 , wherein the oxide semiconductor comprises an indium gallium zinc oxide (IGZO) semiconductor.

9. The display panel according to claim 1 , wherein the third conductive line and the fourth conductive line receive the same type of signals.

10. The display panel according to claim 1 , wherein the first conductive line and the second conductive line at least partially overlap in a top view direction.

11. The display panel according to claim 1 , wherein the first conductive line and the second conductive line are disposed on different layers.

12. The display panel according to claim 1 , wherein the first conductive line and the second conductive line are made of different metal layers.

13. The display panel according to claim 1 , wherein the third conductive line and the fourth conductive line are made of the same metal layer.

14. The display panel according to claim 1 , wherein no conductive line is disposed between the first conductive line and the second conductive line.

15. The display panel according to claim 1 , further comprising a fifth conductive line, wherein the fifth conductive line and the second conductive line at least overlap in a top view direction.

16. The display panel according to claim 15 , wherein the fifth conductive line and the second conductive line are disposed on different layers.

17. A display panel, comprising:

a substrate, having a sensing region and a non-sensing region adjacent to the sensing region; and

a first conductive line, a second conductive line, a third conductive line, and a fourth conductive line, disposed on the substrate and extending along a same direction;

wherein the first conductive line and the second conductive line are disposed between the third conductive line and the fourth conductive line;

wherein the second conductive line is disposed adjacent to the first conductive line, and a first distance between the first conductive line and the second conductive line on the sensing region is different from a second distance between the first conductive line and the second conductive line on the non-sensing region; and

wherein the third conductive line and the fourth conductive line are the same layer.

18. The display panel according to claim 17 , wherein the first distance is greater than the second distance.

19. The display panel according to claim 17 , wherein the first distance is less than the second distance.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2022
From: LIUS, CHANDRA; LEE, KUAN-FENG
To: INNOLUX CORPORATION
Reel/Frame 059806/0879 →
Priority Claims (1)
CN 202110655845.4 · Jun 11, 2021 · national
Continuity (1)
Related Publication 20220399430A1 · Dec 15, 2022
References Cited (17)
US 7839364B2 · Ahn · 2010 [cited by applicant]
US 8576367B2 · Yoo · 2013 [cited by applicant]
US 8830145B2 · Okuno · 2014 [cited by applicant]
US 11545539B2 · Jo · 2023 [cited by applicant]
US 11895885B2 · Kang · 2024 [cited by applicant]
US 20130201085A1 · Chang et al. · 2013 [cited by applicant]
US 20180284927A1 · Kim · 2018 [cited by examiner]
US 20190250764A1 · Kim · 2019 [cited by examiner]
US 20210200366A1 · Bok · 2021 [cited by examiner]
US 20220005909A1 · Du et al. · 2022 [cited by applicant]
CN 111029366A · 2020 [cited by applicant]
CN 112117308A · 2020 [cited by applicant]
WO 2021077332A1 · 2021 [cited by applicant]
Chinese language office action dated Oct. 5, 2022, issued in application No. TW 111111005. [cited by applicant]
Chinese language office action dated May 15, 2024, issued in application No. CN 202110655845.4. [cited by applicant]
Office Action dated Jan. 28, 2025, issued in application No. PH 1/2022/050263. [cited by applicant]
Lin, C.L., et al.; “A new a-IGZO AMOLED pixel circuit design to improve the OLED luminance degradation in 3D displays;” SID 2013 Digest; pp. 1107-1109. [cited by applicant]