IP Library Granted Patent US 12,494,462
Granted Patent B2
US 12,494,462 · App. 17/755,530 · Granted Dec 9, 2025

Splicing display panel including connecting line layer

Inventor: Hejing Sun (Guangdong, CN)
Assignee: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
H01L25/167H01L24/32H01L25/162H01L2224/32052H01L2224/32225H01L2924/1426H10H20/813H10H29/142H10K59/127H10K59/18
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,494,462
App. No.
17/755,530
Granted
Dec 9, 2025
Kind
B2
Abstract

A splicing display panel is provided. In the present application, at least two light-emitting diode (LED) substrates are disposed on a driving substrate. The driving substrate includes a first conductive pad and a power signal line disposed on a first base. In each LED substrate, a connecting line layer is disposed on a second base and is electrically connected to the power signal line, and LED elements are disposed on the second base, wherein a first electrode of the LED element is electrically connected to the connecting line layer, and a second electrode of the LED element is electrically connected to the first conductive pad.

Claims (46)

1 . A splicing display panel including a connecting line layer, comprising:

a driving substrate, wherein the driving substrate comprises a first base, a first conductive pad, and a power signal line disposed on the first base; and

at least two LED substrates, wherein the at least two LED substrates are disposed on the driving substrate, and wherein each LED substrate comprises:

a second base;

the connecting line layer disposed on a side of the second base close to the driving substrate, wherein the connecting line layer is electrically connected to the power signal line; and

LED elements arranged on the side of the second base close to the driving substrate, wherein one of the LED elements comprises a first electrode, a light-emitting layer, and a second electrode stacked in sequence, the first electrode is electrically connected to the connecting line layer, and the second electrode is electrically connected to the first conductive pad;

wherein the connecting line layer comprises first connecting lines and second connecting lines connected to each other, one end of one of the first connecting lines is connected to one of the LED elements, and another end of the first connecting line is connected to one of the second connecting lines;

wherein the second connecting lines are arranged at intervals along a first direction, a plurality of the LED elements are arranged between two adjacent ones of the second connecting lines; one of the second connecting lines is correspondingly connected to a plurality of the first connecting lines, and the second connecting lines are electrically connected to the power signal line;

wherein the driving substrate further comprises a thin film transistor disposed on the first base and a planarization layer disposed on the thin film transistor, wherein the planarization layer is defined with an opening exposing the first conductive pad, and wherein the first conductive pad is electrically connected to the thin film transistor; and

wherein the LED elements are arranged in the opening.

2 . The splicing display panel including the connecting line layer of claim 1 , wherein the connecting line layer further comprises third connecting lines, wherein the third connecting lines and the second connecting lines are arranged to intersect to form pixel regions; and wherein the LED elements are arranged in the pixel regions; and

wherein the third connecting lines are connected to the second connecting lines and are electrically connected to the power signal line.

3 . The splicing display panel including the connecting line layer of claim 1 , wherein the connecting line layer further comprises at least one second conductive pad connected to an end of one of the second connecting lines and arranged opposite to the power signal line, and wherein the at least one second conductive pad is electrically connected to the power signal line.

4 . The splicing display panel including the connecting line layer of claim 2 , wherein the connecting line layer further comprises at least one third conductive pad connected to an end of one of the third connecting lines and arranged opposite to the power signal line, and wherein the at least one third conductive pad is electrically connected to the power signal line.

5 . The splicing display panel including the connecting line layer of claim 2 , wherein the connecting line layer further comprises fourth connecting lines arranged on an edge region of the second base, wherein an extension direction of the fourth connecting lines is parallel to an extension direction of the third connecting lines, and wherein one of the fourth connecting lines is connected to an end of one of the second connecting lines; and

wherein the fourth connecting line is arranged opposite to the power signal line and is electrically connected to the power signal line.

6 . The splicing display panel including the connecting line layer of claim 5 , wherein the connecting line layer further comprises fifth connecting lines arranged on the edge region of the second base, wherein an extension direction of the fifth connecting lines is parallel to an extension direction of the second connecting lines, and wherein one of the fifth connecting lines is connected to an end of one of the third connecting lines and is connected to one of the fourth connecting lines; and

wherein the fifth connecting line is arranged opposite to the power signal line and is electrically connected to the power signal line.

7 . The splicing display panel including the connecting line layer of claim 6 , wherein the connecting line layer further comprises the at least one second conductive pad and at least one third conductive pad, and wherein the at least one second conductive pad is arranged between two adjacent second connecting lines and is connected to an end of one of the second connecting lines through one of the fourth connecting lines;

wherein the at least one third conductive pad is arranged between two adjacent third connecting lines and is connected to an end of one of the third connecting lines through one of the fifth connecting lines; and

wherein the at least one second conductive pad is arranged opposite to the power signal line and is electrically connected to the power signal line, and the at least one third conductive pad is arranged opposite to the power signal line and is electrically connected to the power signal line.

8 . A splicing display panel including a connecting line layer, comprising:

a driving substrate, wherein the driving substrate comprises a first base, a first conductive pad, and a power signal line disposed on the first base; and

at least two LED substrates, wherein the at least two LED substrates are disposed on the driving substrate, and wherein each LED substrate comprises:

a second base;

the connecting line layer disposed on a side of the second base close to the driving substrate, wherein the connecting line layer is electrically connected to the power signal line; and

LED elements arranged on the side of the second base close to the driving substrate, wherein one of the LED elements comprises a first electrode, a light-emitting layer, and a second electrode stacked in sequence, the first electrode is electrically connected to the connecting line layer, and the second electrode is electrically connected to the first conductive pad.

9 . The splicing display panel including the connecting line layer of claim 8 , wherein the connecting line layer comprises first connecting lines and second connecting lines connected to each other, one end of one of the first connecting lines is connected to one of the LED elements, and another end of the first connecting line is connected to one of the second connecting lines;

wherein the second connecting lines are arranged at intervals along a first direction, a plurality of the LED elements are arranged between two adjacent ones of the second connecting lines; one of the second connecting lines is correspondingly connected to a plurality of the first connecting lines, and the second connecting lines are electrically connected to the power signal line.

10 . The splicing display panel including the connecting line layer of claim 9 , wherein the connecting line layer further comprises third connecting lines, wherein the third connecting lines and the second connecting lines are arranged to intersect to form pixel regions; and wherein the LED elements are arranged in the pixel regions; and

wherein the third connecting lines are connected to the second connecting lines and are electrically connected to the power signal line.

11 . The splicing display panel including the connecting line layer of claim 9 , wherein the connecting line layer further comprises at least one second conductive pad connected to an end of one of the second connecting lines and arranged opposite to the power signal line, and wherein the at least one second conductive pad is electrically connected to the power signal line.

12 . The splicing display panel including the connecting line layer of claim 10 , wherein the connecting line layer further comprises at least one third conductive pad connected to an end of one of the third connecting lines and arranged opposite to the power signal line, and wherein the at least one third conductive pad is electrically connected to the power signal line.

13 . The splicing display panel including the connecting line layer of claim 10 , wherein the connecting line layer further comprises fourth connecting lines arranged on an edge region of the second base, wherein an extension direction of the fourth connecting lines is parallel to an extension direction of the third connecting lines, and wherein one of the fourth connecting lines is connected to an end of one of the second connecting lines; and

wherein the fourth connecting line is arranged opposite to the power signal line and is electrically connected to the power signal line.

14 . The splicing display panel including the connecting line layer of claim 13 , wherein the connecting line layer further comprises fifth connecting lines arranged on the edge region of the second base, wherein an extension direction of the fifth connecting lines is parallel to an extension direction of the second connecting lines, and wherein one of the fifth connecting lines is connected to an end of one of the third connecting lines and is connected to one of the fourth connecting lines; and

wherein the fifth connecting line is arranged opposite to the power signal line and is electrically connected to the power signal line.

15 . The splicing display panel including the connecting line layer of claim 14 , wherein the connecting line layer further comprises the at least one second conductive pad and at least one third conductive pad, and wherein the at least one second conductive pad is arranged between two adjacent second connecting lines and is connected to an end of one of the second connecting lines through one of the fourth connecting lines;

wherein the at least one third conductive pad is arranged between two adjacent third connecting lines and is connected to an end of one of the third connecting lines through one of the fifth connecting lines; and

wherein the at least one second conductive pad is arranged opposite to the power signal line and is electrically connected to the power signal line, and the at least one third conductive pad is arranged opposite to the power signal line and is electrically connected to the power signal line.

16 . The splicing display panel including the connecting line layer of claim 14 , wherein a width of one of the fourth connecting lines and a width of one of the fifth connecting lines are both greater than a width of one of the second connecting lines and a width of one of the third connecting lines.

17 . The splicing display panel including the connecting line layer of claim 11 , wherein the power signal line is arranged on an edge region of the first base and comprises a bonding portion electrically connected to the at least one second conductive pad through a conductive adhesive.

18 . The splicing display panel including the connecting line layer of claim 12 , wherein the power signal line is arranged on an edge region of the first base and comprises a bonding portion electrically connected to the at least one third conductive pad through a conductive adhesive.

19 . The splicing display panel including the connecting line layer of claim 17 , wherein the driving substrate further comprises a bonding pad connected to a side of the power signal line away from the first conductive pad, and wherein the bonding pad is configured to be bonded with a chip-on-film.

20 . The splicing display panel including the connecting line layer of claim 8 , wherein the driving substrate further comprises a thin film transistor disposed on the first base and a planarization layer disposed on the thin film transistor, wherein the planarization layer is defined with an opening exposing the first conductive pad, and wherein the first conductive pad is electrically connected to the thin film transistor; and

wherein the LED elements are arranged in the opening.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2022
From: SUN, HEJING
To: TCL CHINA STAR OPTOELECTRONICS TECHNOLOGY CO., LTD.
Reel/Frame 059838/0937 →
Priority Claims (1)
CN 202210307389.9 · Mar 25, 2022 · national
Continuity (1)
Related Publication 20240170465A1 · May 23, 2024
References Cited (46)
US 9111841B2 · Yamazaki · 2015 [cited by examiner]
US 11094861B2 · Yang · 2021 [cited by examiner]
US 11239122B2 · Jung · 2022 [cited by examiner]
US 11710813B2 · Lee · 2023 [cited by examiner]
US 11737330B2 · Kong · 2023 [cited by examiner]
US 11900838B2 · Kim · 2024 [cited by examiner]
US 11910682B2 · Jeon · 2024 [cited by examiner]
US 12207515B2 · Yoo · 2025 [cited by examiner]
US 20110050657A1 · Yamada · 2011 [cited by examiner]
US 20110260949A1 · Ahn · 2011 [cited by examiner]
US 20140138643A1 · Choi · 2014 [cited by examiner]
US 20150228704A1 · Miyake · 2015 [cited by examiner]
US 20170154947A1 · Nakamura · 2017 [cited by examiner]
US 20180151539A1 · Nakamura · 2018 [cited by examiner]
US 20180188579A1 · Jeong · 2018 [cited by examiner]
US 20180190631A1 · Kim · 2018 [cited by examiner]
US 20180315355A1 · Hu et al. · 2018 [cited by applicant]
US 20190012957A1 · Liu · 2019 [cited by examiner]
US 20190094641A1 · Choi · 2019 [cited by examiner]
US 20200051966A1 · Lee · 2020 [cited by examiner]
US 20200118988A1 · Yueh · 2020 [cited by examiner]
US 20200312886A1 · Yuan et al. · 2020 [cited by applicant]
US 20210043616A1 · Jung · 2021 [cited by examiner]
US 20210202675A1 · Jang · 2021 [cited by examiner]
US 20210313498A1 · Kim · 2021 [cited by examiner]
US 20210359081A1 · Kong · 2021 [cited by examiner]
US 20210384177A1 · Liu et al. · 2021 [cited by applicant]
US 20220052022A1 · Yu · 2022 [cited by examiner]
US 20220102476A1 · Kim · 2022 [cited by examiner]
US 20220115495A1 · Shin · 2022 [cited by examiner]
US 20220141964A1 · Lin · 2022 [cited by examiner]
US 20220208949A1 · Kang · 2022 [cited by examiner]
CN 109888085A · 2019 [cited by applicant]
CN 111933653A · 2020 [cited by applicant]
CN 112259592A · 2021 [cited by applicant]
CN 112366214A · 2021 [cited by applicant]
CN 112562526A · 2021 [cited by applicant]
CN 112748612A · 2021 [cited by applicant]
CN 113363295A · 2021 [cited by applicant]
CN 113674623A · 2021 [cited by applicant]
CN 113721398A · 2021 [cited by applicant]
CN 114188381A · 2022 [cited by applicant]
WO 2006057801A2 · 2006 [cited by applicant]
International Search Report in International application No. PCT/CN2022/087092, mailed on Dec. 21, 2022. [cited by applicant]
Written Opinion of the International Search Authority in International application No. PCT/CN2022/087092, mailed on Dec. 21, 2022. [cited by applicant]
Chinese Office Action issued in corresponding Chinese Patent Application No. 202210307389.9 dated Oct. 25, 2022, pp. 1-8. [cited by applicant]