IP Library › Granted Patent US 12,342,680
Granted Patent B2
US 12,342,680 · App. 17/780,388 · Granted Jun 24, 2025

Display panel and display device

Inventors: Shicheng Sun (Beijing, CN); Jonguk Kwak (Beijing, CN); Dawei Shi (Beijing, CN); Wei Zhang (Beijing, CN); Tianlei Shi (Beijing, CN); Dongsheng Zhao (Beijing, CN); Jie Liu (Beijing, CN); Pei Wang (Beijing, CN)
Assignees: CHONGQING BOE DISPLAY TECHNOLOGY CO. , LTD.; BOE TECHNOLOGY GROUP CO. , LTD.
H10K59/1213H10K59/353H10K59/65
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,342,680
App. No.
17/780,388
Granted
Jun 24, 2025
Kind
B2
Abstract

A display panel has a display region and a bezel region located on a periphery of the display region, and the display region includes a first region and a second region. The display panel includes a plurality of pixel driving circuits located in the first region and a plurality of pixel driving circuits located in the second region. A density of the pixel driving circuits in the first region is less than a density of the pixel driving circuits in the second region.

Claims (41)

1. A display panel having a display region and a bezel region located on a periphery of the display region, the display region including a first region and a second region;

the display panel comprising a plurality of pixel driving circuits located in the first region, a plurality of pixel driving circuits located in the second region, and a plurality of light-emitting devices; wherein

a density of the pixel driving circuits in the first region is less than a density of the pixel driving circuits in the second region;

wherein the plurality of pixel driving circuits located in the first region are distributed in rows and columns; in the first region, each row of pixel driving circuits includes a plurality of circuit groups; and each circuit group includes m pixel driving circuits that are continuously distributed, and m is greater than or equal to 1;

the first region includes a plurality of circuit vacancy regions distributed in rows and columns, and no pixel driving circuit and no light-emitting device are disposed at the plurality of circuit vacancy regions; and

the plurality of circuit groups and a same row of circuit vacancy regions are alternately arranged.

2. The display panel according to claim 1 , wherein a number of pixel driving circuits in each row in the first region is less than a number of the columns of the plurality of pixel driving circuits in the first region.

3. The display panel according to claim 2 , wherein

no pixel driving circuit is disposed at n continuous positions between every two adjacent circuit groups in a row, and n is greater than or equal to 1.

4. The display panel according to claim 3 , wherein m is equal to n, and n is equal to 2.

5. The display panel according to claim 4 , further comprising at least one first signal line; wherein

in the first region, pixel driving circuits located in two adjacent rows are connected in sequence through a first signal line in the at least one first signal line according to an arrangement sequence of the pixel driving circuits located in the two adjacent rows in a row direction.

6. The display panel according to claim 5 , wherein

according to an arrangement sequence of pixel driving circuits in an i-th row and an (i+1)-th row in the row direction, enable signal terminals in the i-th row of pixel driving circuits and enable signal terminals in the (i+1)-th row of pixel driving circuits are connected in sequence through a first signal line in the at least one first signal line, and i is greater than or equal to 1.

7. The display panel according to claim 6 , further comprising a plurality of control signal terminals; wherein i is an odd number, the enable signal terminals in the i-th row of pixel driving circuits are connected to an (i+1)/2-th control signal terminal in the plurality of control signal terminals; or i is an even number, the enable signal terminals in the i-th row of pixel driving circuits are connected to an i/2-th control signal terminal in the plurality of control signal terminals; and/or

the display panel further comprising an initialization voltage terminal connected to each pixel driving circuit.

8. The display panel according to claim 4 , wherein

according to an arrangement sequence of pixel driving circuits in an i-th row and an (i+1)-th row in the row direction, scan signal terminals in the i-th row of pixel driving circuits and reset signal terminals in the (i+1)-th row of pixel driving circuits are connected in sequence through a first signal line in the at least one first signal line, and i is greater than or equal to 1.

9. The display panel according to claim 8 , further comprising a plurality of gate signal terminals, wherein

an (i+1)-th gate signal terminal in the plurality of gate signal terminals, the scan signal terminals in the i-th row of pixel driving circuits, and the reset signal terminals in the (i+1)-th row of pixel driving circuits are connected in sequence through the first signal line.

10. The display panel according to claim 4 , wherein

pixel driving circuits located in a same column in the first region are respectively distributed in odd-numbered rows, or are respectively distributed in even-numbered rows.

11. The display panel according to claim 10 , wherein

each pixel driving circuit is coupled to a light-emitting device in the plurality of light-emitting devices to constitute a light-emitting sub-pixel; and

a plurality of light-emitting sub-pixels include a first type of light-emitting sub-pixels, a second type of light-emitting sub-pixels and a third type of light-emitting sub-pixels; light-emitting sub-pixels of a same type have a same light-emitting color, and light-emitting sub-pixels of different types have different light-emitting colors, wherein in the first region,

light-emitting sub-pixels located in an odd-numbered column in the plurality of light-emitting sub-pixels are first type of light-emitting sub-pixels, and light-emitting sub-pixels located in an even-numbered column in the plurality of light-emitting sub-pixels are second type of light-emitting sub-pixels and third type of light-emitting sub-pixels that are sequentially and alternately arranged in a column direction; or

light-emitting sub-pixels located in an even-numbered column in the plurality of light-emitting sub-pixels are first type of light-emitting sub-pixels, and light-emitting sub-pixels located in an odd-numbered column in the plurality of light-emitting sub-pixels are second type of light-emitting sub-pixels and third type of light-emitting sub-pixels that are sequentially and alternately arranged in a column direction.

12. The display panel according to claim 11 , wherein in two adjacent columns of light-emitting sub-pixels, every three continuous sub-pixels of different types in the column direction constitute a light-emitting pixel.

13. The display panel according to claim 2 , wherein pixel driving circuits located in a same column in the first region are respectively distributed in odd-numbered rows, or are respectively distributed in even-numbered rows.

14. The display panel according to claim 13 , further comprising at least one second signal line; wherein

in the first region, pixel driving circuits located in two adjacent columns are connected in sequence through a second signal line in the at least one second signal line according to an arrangement sequence of the pixel driving circuits located in the two adjacent columns in a column direction; wherein the pixel driving circuits connected to the second signal line are alternately distributed in odd-numbered rows and even-numbered rows.

15. The display panel according to claim 14 , wherein

according to an arrangement sequence of pixel driving circuits in a j-th column and a (j+1)-th column in the column direction, supply voltage terminals in the j-th column of pixel driving circuits and supply voltage terminals in the (j+1)-th column of pixel driving circuits are connected in sequence through a second signal line in the at least one second signal line, and j is greater than or equal to 1.

16. The display panel according to claim 15 , further comprising a first voltage terminal;

the first voltage terminal, the supply voltage terminals in the j-th column of pixel driving circuits, and the supply voltage terminals in the (j+1)-th column of pixel driving circuits are connected in sequence through the second signal line.

17. The display panel according to claim 14 , wherein

according to an arrangement sequence of pixel driving circuits in a j-th column and a (j+1)-th column in the column direction, data terminals in the j-th column of pixel driving circuits and data terminals in the (j+1)-th column of pixel driving circuits are connected in sequence through a second signal line in the at least one second signal line, and j is greater than or equal to 1.

18. The display panel according to claim 17 , further comprising a plurality of data signal terminals; wherein

a data signal terminal in the plurality of data signal terminals, the data terminals in the j-th column of pixel driving circuits, and the data terminals in the (j+1)-th column of pixel driving circuits are connected in sequence through the second signal line.

19. A display device comprising the display panel according to claim 1 .

20. The display device according to claim 19 , further comprising an optical sensor disposed on a side of the display panel facing away from a light exit surface of the display panel, the optical sensor directly facing the first region.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 26, 2022
From: SUN, SHICHENG; KWAK, JONGUK; SHI, DAWEI; ZHANG, WEI; SHI, TIANLEI; ZHAO, DONGSHENG; LIU, JIE; WANG, PEI
To: CHONGQING BOE DISPLAY TECHNOLOGY CO., LTD.; BOE TECHNOLOGY GROUP CO., LTD.
Reel/Frame 060031/0087 →
Priority Claims (1)
CN 202010292453.1 · Apr 14, 2020 · national
Continuity (1)
Related Publication 20230006015A1 · Jan 5, 2023
References Cited (12)
US 20140354520A1 · Sato et al. · 2014 [cited by applicant]
US 20180151106A1 · Peng et al. · 2018 [cited by applicant]
US 20210012706A1 · Yang · 2021 [cited by examiner]
US 20210265430A1 · Chang · 2021 [cited by examiner]
CN 107004392A · 2017 [cited by applicant]
CN 109950284A · 2019 [cited by applicant]
CN 110288945A · 2019 [cited by examiner]
CN 110444125A · 2019 [cited by applicant]
CN 110649080A · 2020 [cited by examiner]
CN 111430433A · 2020 [cited by applicant]
CN 113362759A · 2021 [cited by examiner]
Office Action for the Chinese Patent Application No. 202010292453.1 issued by the Chinese Patent Office on Aug. 3, 2022. [cited by applicant]