IP Library Granted Patent US 12,530,021
Granted Patent B2
US 12,530,021 · App. 17/795,518 · Granted Jan 20, 2026

Performance predictors for semiconductor-manufacturing processes

Inventors: Kapil Umesh Sawlani (Sunnyvale, CA); Michal Danek (Cupertino, CA); Ravi Vellanki (San Jose, CA); Sanjay Gopinath (Fremont, CA); David G. Cohen (San Jose, CA); Sassan Roham (San Ramon, CA); Saravanapriyan Sriraman (Fremont, CA); Benjamin Allen Haskell (Pleasanton, CA); Lee J. Brogan (Newberg, OR)
Assignee: Lam Research Corporation
G05B19/41885G05B13/0265G05B2219/32338G05B2219/33034G05B2219/45031
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,530,021
App. No.
17/795,518
Granted
Jan 20, 2026
Kind
B2
Abstract

Methods, systems, and computer programs are presented for predicting the performance of semiconductor manufacturing equipment operations. One method includes an operation for obtaining machine-learning (ML) models, each model related to predicting a performance metric for an operation of a semiconductor manufacturing tool. Further, each ML model utilizes features defining inputs for the ML model. The method further includes an operation for receiving a process definition for manufacturing a product with the semiconductor manufacturing tool. One or more ML models are utilized to estimate a performance of the process definition used in the semiconductor manufacturing tool. Additionally, the method includes presenting, on a display, results showing the estimate of the performance of the manufacturing of the product. In some aspects, the use of hybrid models improves the predictive accuracy of the system by augmenting the capabilities of data-driven models with the reinforcement provided by the physics-based models.

Claims (54)

1 . A method comprising:

obtaining a plurality of machine-learning (ML) models, each of the plurality of ML models being related to predicting a performance metric for an operation of a semiconductor manufacturing tool, each ML model to utilize a plurality of features defining inputs for the ML model and include at least one semiconductor manufacturing process operation selected from operations including etch/atomic layer etch, electrofill, chemical vapor deposition (CVD), atomic layer deposition (ALD), clean and strip, physical vapor deposition, and chemical/mechanical polishing, the plurality of ML models being based on training data to make data-driven decisions expressed as outputs;

receiving, by one or more processors, a process definition for manufacturing a product with the semiconductor manufacturing tool;

utilizing, by the one or more processors, one or more ML models from the plurality of ML models to estimate a performance of the process definition used in the semiconductor manufacturing tool; and

presenting, on a display, results showing the estimate of the performance of the manufacturing of the product.

2 . The method as recited in claim 1 , wherein creating one ML model from the plurality of ML models comprises:

obtaining training data for the ML model, the training data providing values of the features for the ML model; and

training an ML algorithm to obtain the ML model.

3 . The method as recited in claim 2 , wherein obtaining the training data for the ML model comprises:

performing experiments on the semiconductor manufacturing tool;

measuring values of the features for the experiments; and

using the measured values for the training data.

4 . The method as recited in claim 3 , wherein obtaining the training data for the ML model further comprises:

training a secondary ML model to produce a reduced order model (ROM) for metrology data; and

utilizing an output of the secondary ML model as additional training data.

5 . The method as recited in claim 2 , wherein obtaining the training data for the ML model comprises:

obtaining the training data by performing physics-based simulations for the operation of the semiconductor manufacturing tool.

6 . The method as recited in claim 1 , wherein the plurality of ML models includes chamber, processing matrix, substrate-scale, wafer features, atomistic, and electronic state models.

7 . The method as recited in claim 1 , wherein a chamber ML model is for estimating a geometry of a chamber in the semiconductor manufacturing tool with inputs including design dimensions and outputs including a definition of the geometry of the chamber.

8 . The method as recited in claim 1 , wherein a processing matrix ML model is for analyzing behavior of an environment of a substrate during processing with inputs including one or more of electric field, magnetic B field, current density, chemistry, reaction cross section, reaction pathways, material properties, RF frequency, RF voltage, temperature and RF bias, wherein outputs of a plasma ML model include one or more of charged-species density and fluxes, ambipolar field, electron temperatures, electron energy distribution function (EEDF), ion energy-angle distribution (IEAD), on-wafer fluxes, charge density (surface and volume) source, and loss or generation terms for species.

9 . The method as recited in claim 1 , wherein a substrate-level ML model is for analyzing a performance of a sheath close to the substrate with inputs including one or more of radiofrequency (RF) voltage, electric fields, source terms, reaction collision cross-sections, solution concentrations and reaction pathways, wherein outputs of a sheath ML model include one or more of fluxes on a wafer surface, ion energy and angular distribution, conduction and displacement currents, ion transit times, surface functionalization, and charge density.

10 . The method as recited in claim 1 , wherein a wafer feature ML model is for analyzing a layout of a wafer feature with inputs including one or more of design layout, mask layers, and initial steps, wherein an output of the wafer feature ML model includes a geometric description of the wafer feature.

11 . The method as recited in claim 1 , wherein a wafer chemistry ML model is for analyzing a chemistry of a wafer feature with inputs including one or more of on-wafer fluxes, material properties, reaction pathways, reaction rates, ion angular yields, etch thresholds, sticking coefficients, and accommodation coefficient, wherein outputs of the wafer chemistry ML model include one or more of geometry evolution and front tracking, distribution of species inside the wafer feature, and distribution of ion energies and angles inside wafer features.

12 . A system comprising:

a hardware-based memory comprising instructions; and

one or more computer processors, wherein the instructions, when executed by the one or more computer processors, cause the system to perform operations comprising:

obtaining a plurality of machine-learning (ML) models, each of the plurality of ML models being related to predicting a performance metric for an operation of a semiconductor manufacturing tool, each ML model to utilize a plurality of features defining inputs for the ML model and include at least one semiconductor manufacturing process operation selected from operations including etch/atomic layer etch, electrofill, chemical vapor deposition (CVD), atomic layer deposition (ALD), clean and strip, physical vapor deposition, and chemical/mechanical polishing, the plurality of ML models being based on training data to make data-driven decisions expressed as outputs;

receiving, by one or more processors, a process definition for manufacturing a product with the semiconductor manufacturing tool;

utilizing, by the one or more processors, one or more ML models from the plurality of ML models to estimate a performance of the process definition used in the semiconductor manufacturing tool; and

presenting, on a display, results showing the estimate of the performance of the manufacturing of the product.

13 . The system as recited in claim 12 , wherein creating one ML model from the plurality of machine-learning (ML) models comprises:

obtaining training data for the ML model, the training data providing values of the features for the ML model; and

training an ML algorithm to obtain the ML model.

14 . The system as recited in claim 13 , wherein obtaining the training data for the ML model comprises:

performing experiments on the semiconductor manufacturing tool;

measuring values of the features for the experiments;

using the measured values for the training data; and

obtaining additional training data by performing physics-based simulations for the semiconductor manufacturing tool.

15 . The system as recited in claim 12 , wherein a chamber ML model is for estimating a geometry of a chamber in the semiconductor manufacturing tool with inputs including design dimensions and outputs including a definition of the geometry of the chamber.

16 . The system as recited in claim 12 , wherein a processing matrix ML model is for analyzing behavior of an environment of a substrate during processing with inputs including one or more of electric field, magnetic B field, current density, chemistry, reaction cross section, reaction pathways, material properties, temperature, mass transport, RF frequency, RF voltage, and RF bias, wherein outputs of the processing matrix ML model include one or more of charged-species density and fluxes, ambipolar field, electron temperatures, electron energy distribution function (EEDF), ion energy-angle distribution (IEAD), on-wafer fluxes, charge density (surface and volume) source, and loss or generation terms for species.

17 . A machine-readable storage medium including instructions that, when executed by a machine, cause the machine to perform operations comprising:

obtaining a plurality of machine-learning (ML) models, each of the plurality of ML models being related to predicting a performance metric for an operation of a semiconductor manufacturing tool, each ML model to utilize a plurality of features defining inputs for the ML model and include at least one semiconductor manufacturing process operation selected from operations including etch/atomic layer etch, electrofill, chemical vapor deposition (CVD), atomic layer deposition (ALD), clean and strip, physical vapor deposition, and chemical/mechanical polishing, the plurality of ML models being based on training data to make data-driven decisions expressed as outputs;

receiving, by one or more processors, a process definition for manufacturing a product with the semiconductor manufacturing tool;

utilizing, by the one or more processors, one or more ML models from the plurality of ML models to estimate a performance of the process definition used in the semiconductor manufacturing tool; and

presenting, on a display, results showing the estimate of the performance of the manufacturing of the product.

18 . The machine-readable storage medium as recited in claim 17 , wherein creating one ML model from the plurality of ML models comprises:

obtaining training data for the ML model, the training data providing values of the features for the ML model; and

training an ML algorithm to obtain the ML model.

19 . The machine-readable storage medium as recited in claim 18 , wherein obtaining the training data for the ML model comprises:

performing experiments on the semiconductor manufacturing tool;

measuring values of the features for the experiments;

using the measured values for the training data; and

obtaining additional training data by performing physics-based simulations for the semiconductor manufacturing tool.

20 . The machine-readable storage medium as recited in claim 17 , wherein a chamber ML model is for estimating a geometry of a chamber in the semiconductor manufacturing tool with inputs including design dimensions and outputs including a definition of the geometry of the chamber.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 26, 2022
From: SAWLANI, KAPIL UMESH; DANEK, MICHAL; VELLANKI, RAVI; GOPINATH, SANJAY; COHEN, DAVID G.; ROHAM, SASSAN; SRIRAMAN, SARAVANAPRIYAN; HASKELL, BENJAMIN ALLEN; BROGAN, LEE J.
To: LAM RESEARCH CORPORATION
Reel/Frame 060630/0631 →
Continuity (2)
Provisional Application 62966378 · Jan 27, 2020
Related Publication 20230049157A1 · Feb 16, 2023
References Cited (26)
US 20040229386A1 · Golovchenko · 2004 [cited by examiner]
US 20050071034A1 · Mitrovic · 2005 [cited by examiner]
US 20050071038A1 · Strang · 2005 [cited by examiner]
US 20120016643A1 · Jang et al. · 2012 [cited by applicant]
US 20130204418A1 · Chang · 2013 [cited by examiner]
US 20140031969A1 · Baseman · 2014 [cited by examiner]
US 20140135970A1 · Kaushal · 2014 [cited by examiner]
US 20150058813A1 · Kim et al. · 2015 [cited by applicant]
US 20150332167A1 · Kaushal · 2015 [cited by examiner]
US 20180082826A1 · Guha et al. · 2018 [cited by applicant]
US 20180275523A1 · Biafore · 2018 [cited by examiner]
US 20180356807A1 · Honda et al. · 2018 [cited by applicant]
CN 115023798 · 2022 [cited by applicant]
JP H0637021 · 1994 [cited by applicant]
JP 2019537240A · 2019 [cited by applicant]
JP 2023511122 · 2023 [cited by applicant]
JP 7636418 · 2025 [cited by applicant]
KR 20160047511A · 2016 [cited by applicant]
WO WO2018204410A1 · 2018 [cited by applicant]
International Application Serial No. PCT/US2021/015121, International Search Report mailed May 21, 2021, 3 pgs. [cited by applicant]
International Application Serial No. PCT/US2021/015121, Written Opinion mailed May 21, 2021, 3 pgs. [cited by applicant]
“International Application Serial No. PCT US2021 015121, International Preliminary Report on Patentability mailed Aug. 11, 2022”, 5 pgs. [cited by applicant]
“Korean Application Serial No. 10-2022-7028664, Voluntary Amendment filed Jan. 25, 2024”, 7 pgs. [cited by applicant]
Japanese Application Serial No. 2022-544044, Notification of Reasons for Refusal mailed Sep. 3, 2024, w/ English Translation, 11 pgs. [cited by applicant]
Japanese Application Serial No. 2022-544044, Response filed Dec. 3, 2024 to Notification of Reasons for Refusal mailed Sep. 3, 2024, w/ English translation, 11 pgs. [cited by applicant]
“Korean Application Serial No. 10-2022-7028664, Notice of Preliminary Rejection mailed Sep. 26, 2025”, w English Translation, 18 pgs. [cited by applicant]