IP Library Granted Patent US 12,266,590
Granted Patent B2
US 12,266,590 · App. 17/806,961 · Granted Apr 1, 2025

Dual side direct cooling semiconductor package

Inventors: Inpil Yoo (Bavaria, DE); Jerome Teysseyre (Scottsdale, AZ); Oseob Jeon (Seoul, KR); Keunhyuk Lee (Suzhou, CN); Michael J. Seddon (Gilbert, AZ)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H01L23/44H05K7/20236H01L2023/405H01L2023/4056H01L2023/4068H01L2023/4087
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,266,590
App. No.
17/806,961
Granted
Apr 1, 2025
Kind
B2
Abstract

Implementations of a semiconductor package may include one or more power semiconductor die included in a die module; a first heat sink directly coupled to one or more source pads of the die module; a second heat sink directly coupled to one or more drain pads of the die module; a gate contact coupled with one or more gate pads of the die module; and a coating coupled directly to the die module. The gate contact may be configured to extend through an immersion cooling enclosure.

Claims (41)

1. A semiconductor package comprising:

one or more power semiconductor die comprised in a die module;

a first heat sink directly coupled to one or more source pads of the die module;

a second heat sink directly coupled to one or more drain pads of the die module;

a gate contact coupled with one or more gate pads of the die module; and

a coating coupled directly to the die module;

wherein the gate contact is configured to extend through an immersion cooling enclosure.

2. The package of claim 1 , wherein an N contact, a P contact, a source contact, a drain contact, and an alternating current out contact are each configured to extend through an immersion cooling enclosure.

3. The package of claim 1 , further comprising a second die module with one or more source pads directly coupled to the second heat sink and a third heat sink directly coupled to one or more drain pads of the second die module.

4. The package of claim 3 , further comprising a third die module with one or more source pads directly coupled to the third heat sink and a fourth heat sink directly coupled to one or more drain pads of the third die module.

5. The package of claim 4 , further comprising at least one direct current link capacitor electrically coupling at least a source contact and a drain contact.

6. The package of claim 1 , wherein a sintering material couples the first heat sink with the one or more source pads and the second heat sink with the one or more drain pads.

7. The package of claim 1 , wherein only a die module is used.

8. The package of claim 1 , wherein no substrate is included.

9. A semiconductor package assembly comprising:

an immersion cooling enclosure comprising a dielectric coolant therein; and

a semiconductor package immersed in the dielectric coolant, the semiconductor package comprising:

one or more power semiconductor die comprised in a die module;

at least a first heat sink directly coupled to one or more source pads of the die module;

a drain contact coupled with one or more drain pads of the die module;

a gate contact coupled with one or more gate pads of the die module; and

a coating coupled directly to exposed portions of the die module;

wherein the drain contact, the gate contact, and a source contact are configured to extend through the immersion cooling enclosure.

10. The assembly of claim 9 , wherein the drain contact is coupled with a second heat sink directly coupled to the one or more drain pads of the die module.

11. The assembly of claim 10 , further comprising a second die module with one or more source pads directly coupled to the second heat sink and a third heat sink directly coupled to one or more drain pads of the second die module.

12. The assembly of claim 11 , further comprising a third die module with one or more source pads directly coupled to the third heat sink and a fourth heat sink directly coupled to one or more drain pads of the third die module.

13. The assembly of claim 12 , further comprising at least one direct current link capacitor electrically coupling at least a source contact and a drain contact.

14. The assembly of claim 9 , wherein a sintering material couples the first heat sink with the one or more source pads.

15. The assembly of claim 9 , wherein only a die module is used.

16. The assembly of claim 9 , wherein no substrate is included in the semiconductor package.

17. A method of making a semiconductor package assembly, the method comprising:

providing a die module comprising one or more power semiconductor die therein;

directly coupling at least a first heat sink to one or more source pads of the die module;

coupling a drain contact with one or more drain pads of the die module;

coupling a gate contact with one or more gate pads of the die module;

coupling a coating directly over exposed portions of the die module;

immersing the die module in a coolant in an immersion cooling enclosure through an opening in the immersion cooling enclosure; and

sealing the opening with a cap, the cap comprising a signal opening therein.

18. The method of claim 17 , further comprising directly coupling the drain contact with a second heat sink at one or more drain pads of the die module.

19. The method of claim 18 , further comprising directly coupling a second die module with one or more source pads to the second heat sink and directly coupling a third heat sink to one or more drain pads of the second die module.

20. The method of claim 17 , wherein directly coupling at least the first heat sink to the one or more source pads of the die module further comprises sintering using a silver sintering material.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS, RECORDED AT REEL 061071, FRAME 052 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC, AS GRANTOR; ON SEMICONDUCTOR CONNECTIVITY SOLUTIONS, INC., AS GRANTOR
Reel/Frame 064067/0654 →
SECURITY INTEREST Recorded Aug 4, 2022
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; ON SEMICONDUCTOR CONNECTIVITY SOLUTIONS, INC.
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 061071/0525 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 15, 2022
From: YOO, INPIL; TEYSSEYRE, JEROME; JEON, OSEOB; LEE, KEUNHYUK; SEDDON, MICHAEL J.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 060206/0923 →
Continuity (2)
Provisional Application 63203235 · Jul 14, 2021
Related Publication 20230019930A1 · Jan 19, 2023
References Cited (28)
US 7911792B2 · Liang et al. · 2011 [cited by applicant]
US 8094454B2 · Lowry · 2012 [cited by applicant]
US 8680666B2 · Hauenstein · 2014 [cited by applicant]
US 8934250B2 · Campbell et al. · 2015 [cited by applicant]
US 10194559B2 · Saito · 2019 [cited by applicant]
US 20070145540A1 · Mochida · 2007 [cited by applicant]
US 20090160046A1 · Otremba et al. · 2009 [cited by applicant]
US 20090283919A1 · Tsui · 2009 [cited by examiner]
US 20100032825A1 · Elliott · 2010 [cited by examiner]
US 20110122583A1 · Lowry · 2011 [cited by examiner]
US 20140145319A1 · Meinhold et al. · 2014 [cited by applicant]
US 20160358838A1 · Basler · 2016 [cited by examiner]
US 20180286702A1 · Kawashima et al. · 2018 [cited by applicant]
US 20190333909A1 · Sugita et al. · 2019 [cited by applicant]
US 20200098870A1 · Estacio et al. · 2020 [cited by applicant]
US 20200126890A1 · Singh · 2020 [cited by examiner]
US 20200183099A1 · Grehn · 2020 [cited by examiner]
US 20210296217A1 · Tang · 2021 [cited by examiner]
US 20210313289A1 · McPherson · 2021 [cited by examiner]
US 20220238413A1 · Grassmann · 2022 [cited by examiner]
US 20230268332A1 · Tang · 2023 [cited by examiner]
JP 200557130A · 2005 [cited by applicant]
JP 2013179104A · 2013 [cited by applicant]
Evaluation of the PCB-embedding technology for a 3.3 KW converter, Remy C ′ AILLAUD? , Johan Le Lesle′ †, Cyril Buttay? , Florent Morel? , Roberto Mrad†, Nicolas Degrenne†, Stefan Mollov† ? Univ. Lyon, INSA—Lyon, CNRS, … [cited by applicant]
Embedded MOSFET boost for 48V powertrain designs, May 6, 2019 //By Nick Flaherty. https://www.eenewspower.com/en/embedded-mosfet-boost-for-48v-powertrain-designs/. [cited by applicant]
Optimized Power Modules for Silicon Carbide MOSFET, Guillaume Regnat, Pierre-Olivier Jeanniin, Jeffrey Ewanchuk, David Frey, Stefan Mollov, Jean-Paul Ferrieux, Univ. Grenoble Alpes, CNRS, G2Elab, F-38000, Grenoble, Fran… [cited by applicant]
Evolution and Future of Embedding Technology (by Dr Andreas Ostmann), Fraunhofer IZM, Berlin Gustav-Meyer-Allee 25, 13355 Berlin, Germany. [cited by applicant]
Embedded die for power: a new era for the advanced packaging industry?—An interview with Infineon Technologies and Schweizer Electronic, Printed Nov. 21, 2019. https://www.i-micronews.com/embedded-die-for-power-a-new-er… [cited by applicant]