IP Library Granted Patent US 11,985,441
Granted Patent B2
US 11,985,441 · App. 17/821,052 · Granted May 14, 2024

Methods and apparatus for an image sensor

Inventors: Nicholas Paul Cowley (Wroughton, GB); Andrew David Talbot (Chieveley, GB)
Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
H04N25/745H04N25/779H04N25/7795H04N25/79
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,985,441
App. No.
17/821,052
Granted
May 14, 2024
Kind
B2
Abstract

Various embodiments of the present technology provide a method and apparatus for an image sensor. In various embodiments, the apparatus provides a driver circuit connected to a plurality of electrically distinct pixel groups to provide the pixel groups with a control signal. A delay measurement circuit is connected to the driver circuit and at least one of the pixel groups to measure a time delay of the control signal. A row control circuit is connected to the delay measurement circuit to receive the measured time delay and, in turn, deliver, via the driver circuit, the control signal to all pixel groups in a single row substantially simultaneously.

Claims (43)

1. An image sensor, comprising:

a pixel array comprising a plurality of rows, wherein a first row comprises a first pixel group and a second pixel group, wherein the first pixel group has first and second opposing ends, and wherein the second pixel group has first and second opposing ends;

a first row driver circuit connected to the first end of the first pixel group;

a second row driver circuit connected to the second end of the second pixel group;

a first delay measurement circuit that has a first input connected directly to the first row driver circuit and a second input connected directly to a first node that is interposed between the first end of the first pixel group and the first row driver circuit; and

a second delay measurement circuit that has a first input connected directly to the second row driver circuit and a second input connected directly to a second node that is interposed between the second end of the second pixel group and the second row driver circuit.

2. The image sensor defined in claim 1 , further comprising a third delay measurement circuit that has a first input connected directly to the first end of the second pixel group and a second input connected directly to the second end of the first pixel group.

3. The image sensor defined in claim 2 , wherein the first delay measurement circuit is configured to:

measure a first time delay between a transmission of a first control signal from the first row driver circuit and a receipt of the first control signal at the first node; and

transmit the measured first time delay to a row control circuit.

4. The image sensor defined in claim 3 , wherein the second delay measurement circuit is configured to:

measure a second time delay between a transmission of a second control signal from the second row driver and a receipt of the second control signal at the second node; and

transmit the measured second time delay to the row control circuit.

5. The image sensor defined in claim 2 , wherein:

the pixel array is formed on a first die; and

the first row driver circuit and the second row driver circuit are formed on a second die.

6. The image sensor defined in claim 5 , wherein the first row driver circuit is situated directly below the first pixel group and wherein the second row driver is situated directly below the second pixel group.

7. The image sensor defined in claim 6 , wherein the first, second, and third delay measurement circuits are formed on the second die.

8. The image sensor defined in claim 5 , wherein the first and second delay measurement circuits are formed on the second die.

9. The image sensor defined in claim 1 , wherein the first row has a total number of pixels and wherein the first and second pixel groups each include, within the first row, more than one pixel but less than the total number of pixels.

10. The image sensor defined in claim 1 , wherein the first row driver circuit is also connected to the first end of the second pixel group and wherein the second row driver circuit is also connected to the second end of the first pixel group.

11. The image sensor defined in claim 1 , wherein the second end of the first pixel group is interposed between the first end of the first pixel group and the second pixel group and wherein the first end of the second pixel group is interposed between the second end of the second pixel group and the first pixel group.

12. An image sensor, comprising:

a pixel array comprising a plurality of rows, wherein a first row comprises a first pixel group and a second pixel group, wherein the first pixel group has first and second opposing ends, and wherein the second pixel group has first and second opposing ends;

a first row driver circuit connected to the first end of the first pixel group;

a second row driver circuit connected to the second end of the second pixel group; and

a delay measurement circuit connected to the first end of the second pixel group and the second end of the first pixel group, wherein the delay measurement circuit is configured to measure a time delay between the first end of the second pixel group receiving a first control signal from the first row driver circuit and the second end of the first pixel group receiving a second control signal from the second row driver circuit.

13. An image sensor, comprising:

a pixel array comprising a plurality of rows, wherein a first row comprises a first pixel group and a second pixel group, wherein the first pixel group has a first center point, and wherein the second pixel group has a second center point;

one or more row driver circuits connected directly to only the first center point and the second center point, wherein the one or more row driver circuits comprises a first row driver circuit connected directly to only the first center point; and

a first delay measurement circuit connected to the first row driver circuit and the first pixel group.

14. The image sensor defined in claim 13 , wherein the one or more row driver circuits is configured to deliver a control signal to both the first center point and the second center point.

15. The image sensor defined in claim 13 , wherein the first row has a total number of pixels and wherein the first and second pixel groups each include, within the first row, more than one pixel but less than the total number of pixels.

16. The image sensor defined in claim 13 , wherein:

the pixel array is formed on a first die;

the one or more row driver circuits is formed on a second die; and

the first and second dies are coupled to form a vertical stack.

17. The image sensor defined in claim 13 , wherein the one or more row driver circuits comprises:

a second row driver circuit connected directly to only the second center point.

18. The image sensor defined in claim 17 , further comprising:

a second delay measurement circuit connected to the second row driver circuit and the second pixel group.

19. The image sensor defined in claim 18 , wherein the one or more row driver circuits includes logic circuitry responsive to a system clock signal and a time delay signal from the first delay measurement circuit or the second delay measurement circuit.

20. The image sensor defined in claim 13 , wherein the one or more row driver circuits includes logic circuitry responsive to a system clock signal and a time delay signal from the first delay measurement circuit.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 061879, FRAME 0655 Recorded Jun 23, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: FAIRCHILD SEMICONDUCTOR CORPORATION; SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 064123/0001 →
SECURITY INTEREST Recorded Nov 3, 2022
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
Reel/Frame 061879/0655 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 19, 2022
From: COWLEY, NICHOLAS PAUL; TALBOT, ANDREW DAVID
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 061281/0765 →