IP Library Granted Patent US 12,315,749
Granted Patent B2
US 12,315,749 · App. 17/827,300 · Granted May 27, 2025

Methods of installing a purge fluid conditioning element into a semiconductor substrate carrying container

Inventors: Matthew A. Fuller (Colorado Springs, CO); Shawn D. Eggum (Lonsdale, MN); Mark V. Smith (Colorado Springs, CO)
Assignee: ENTEGRIS, INC.
H01L21/67386H01L21/67017H01L21/67389
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,315,749
App. No.
17/827,300
Granted
May 27, 2025
Kind
B2
Abstract

Methods of installing a purge fluid conditioning element into an interior space of a semiconductor substrate carrying container are described. The purge fluid conditioning element is installed from outside the semiconductor substrate carrying container through a port formed in one of the walls of the container, where the port is sized to permit the purge fluid conditioning element to be inserted into the interior space of the container by installing the purge fluid conditioning element through the port. The wall may be a bottom wall of the container or another wall of the container. The described methods eliminate the need to install the purge fluid conditioning element from the inside of the container which can cause human contamination of the interior environment of the container.

Claims (19)

1. A method comprising installing a purge fluid conditioning element having a base portion and a conditioning portion into an interior space of a semiconductor substrate carrying container that includes a plurality of walls that define the interior space and that has an opening that is sized to permit a semiconductor substrate to be inserted into and removed from the interior space, wherein installing the purge fluid conditioning element comprises installing the purge fluid conditioning element from outside the semiconductor substrate carrying container and through a port formed in one of the walls.

2. The method of claim 1 , wherein the plurality of walls includes a bottom wall and the port is formed in the bottom wall whereby the purge fluid conditioning element is installed from outside the semiconductor substrate carrying container through the port formed in the bottom wall.

3. The method of claim 1 , wherein the semiconductor substrate carrying container comprises a front opening unified pod.

4. The method of claim 1 , wherein the purge fluid conditioning element comprises a diffuser, a getter, or a filter.

5. The method of claim 1 , comprising installing the purge fluid conditioning element into the interior space without a semiconductor substrate being present in the interior space.

6. The method of claim 1 , comprising installing the purge fluid conditioning element into the interior space while at least one semiconductor substrate is present in the interior space.

7. The method of claim 1 , wherein the semiconductor substrate comprises a wafer or a flat panel, and the interior space of the semiconductor substrate carrying container is sized to receive a plurality of the wafers or flat panels therein.

8. A method comprising installing a purge fluid conditioning element having a base portion and a conditioning portion into an interior space of a semiconductor substrate carrying container by inserting the purge fluid conditioning element through a purge port formed in a bottom wall of a shell of the semiconductor substrate carrying container from outside the semiconductor substrate carrying container.

9. The method of claim 8 , wherein the interior space of the semiconductor substrate carrying container is sized to receive a plurality of wafers or flat panels therein.

10. The method of claim 8 , wherein the semiconductor substrate carrying container comprises a front opening unified pod.

11. The method of claim 8 , wherein the purge fluid conditioning element comprises a diffuser, a getter, or a filter.

12. The method of claim 8 , comprising installing the purge fluid conditioning element into the interior space without a semiconductor substrate being present in the interior space.

13. The method of claim 8 , comprising installing the purge fluid conditioning element into the interior space while at least one semiconductor substrate is present in the interior space.

14. A method comprising installing a purge fluid conditioning element having a base portion and a conditioning portion into an interior space of a semiconductor substrate carrying container while at least one semiconductor substrate is present in the interior space.

15. The method of claim 14 , comprising installing the purge fluid conditioning element from outside the semiconductor substrate carrying container through a port formed in a wall of the semiconductor substrate carrying container.

16. The method of claim 15 , wherein the wall comprises a bottom wall.

17. The method of claim 14 , wherein the semiconductor substrate carrying container comprises a front opening unified pod.

18. The method of claim 14 , wherein the purge fluid conditioning element comprises a diffuser, a getter, or a filter.

19. The method of claim 14 , comprising installing the purge fluid conditioning element into the interior space of the semiconductor substrate carrying container while a plurality of the semiconductor substrates are present in the interior space.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 28, 2022
From: FULLER, MATTHEW A.; EGGUM, SHAWN D.; SMITH, MARK V.
To: ENTEGRIS, INC.
Reel/Frame 061896/0271 →
Continuity (2)
Provisional Application 63291149 · Dec 17, 2021
Related Publication 20230197489A1 · Jun 22, 2023
References Cited (36)
US 5879458A · Roberson, Jr. · 1999 [cited by examiner]
US 6042651A · Roberson, Jr. · 2000 [cited by examiner]
US 7866480B2 · Burns et al. · 2011 [cited by applicant]
US 8146623B2 · Tieben · 2012 [cited by examiner]
US 8453842B2 · Inoue · 2013 [cited by applicant]
US 8783463B2 · Watson · 2014 [cited by examiner]
US 9054144B2 · Burns · 2015 [cited by examiner]
US 10032660B2 · Burns · 2018 [cited by examiner]
US 10101047B2 · Lo · 2018 [cited by examiner]
US 10347517B2 · Smith · 2019 [cited by examiner]
US 10672637B2 · Glavan · 2020 [cited by examiner]
US 11448330B2 · Matsutori et al. · 2022 [cited by applicant]
US 20040182472A1 · Aggarwal · 2004 [cited by examiner]
US 20110114534A1 · Watson · 2011 [cited by examiner]
US 20140194050A1 · Lo · 2014 [cited by examiner]
US 20150041360A1 · Watson et al. · 2015 [cited by applicant]
US 20170213752A1 · Ogawa et al. · 2017 [cited by applicant]
US 20180247849A1 · Glavan · 2018 [cited by examiner]
US 20190393062A1 · Ogawa et al. · 2019 [cited by applicant]
US 20200058532A1 · Yang et al. · 2020 [cited by applicant]
US 20200075374A1 · Smith et al. · 2020 [cited by applicant]
US 20210323756A1 · Chiu et al. · 2021 [cited by applicant]
US 20220208582A1 · Fuller · 2022 [cited by examiner]
US 20220384227A1 · Fuller · 2022 [cited by examiner]
JP 2003168728A · 2003 [cited by applicant]
JP 2010270823A · 2010 [cited by applicant]
JP 2012114133A · 2012 [cited by applicant]
JP 2016015421A · 2016 [cited by applicant]
JP 2017017264A · 2017 [cited by applicant]
KR 20110110063A · 2011 [cited by applicant]
KR 20140088406A · 2014 [cited by applicant]
KR 20190048205A · 2019 [cited by applicant]
KR 20200121795A · 2020 [cited by applicant]
WO 2016135952A1 · 2016 [cited by applicant]
WO 2018179964A1 · 2018 [cited by applicant]
WO 2021178703A1 · 2021 [cited by applicant]