IP Library › Granted Patent US 12,199,171
Granted Patent B1
US 12,199,171 · App. 17/830,874 · Granted Jan 14, 2025

Vertical tunneling field-effect transistor with enhanced current confinement

Inventors: Tzu-Ming Lu (Albuquerque, NM); Xujiao Gao (Albuquerque, NM); Evan Michael Anderson (Albuquerque, NM); Juan Pedro Mendez Granado (Albuquerque, NM); DeAnna Marie Campbell (Albuquerque, NM); Scott William Schmucker (Albuquerque, NM); Shashank Misra (Albuquerque, NM)
Assignee: National Technology & Engineering Solutions of Sandia, LLC
H01L29/66977H01L21/02057H01L21/26513H01L21/3003H01L29/0847H01L29/66666H01L29/7827
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,199,171
App. No.
17/830,874
Granted
Jan 14, 2025
Kind
B1
Abstract

A vertical tunneling field-effect transistor and a method for its manufacture are provided. According to methods herein disclosed, oppositely doped source and drain regions are formed, and an APAM delta layer is formed in the surface of the transistor substrate, beneath a metal gate, in electrical contact with, e.g., the source region. A dielectric layer intervenes between the substrate surface and the metal gate. An epitaxial cap layer directly over the APAM layer forms a dielectric layer interface with a dielectric layer, which is located between the epitaxial cap layer and the metal gate. A vertical channel is defined for tunneling between the APAM delta layer and an induced conduction channel adjacent to the dielectric layer interface that is formed in operation, and that is in electrical contact with, e.g., the drain region.

Claims (40)

1. An apparatus, comprising:

a substrate having a surface;

a first region doped to have a first type in a first portion of the substrate;

a second region doped to have a second type opposite the first type, the second region in a second portion of the substrate different from the first portion;

an APAM delta layer in electrical contact with one of the first region or the second region;

an epitaxial cap layer directly on the APAM delta layer;

a gate dielectric overlying the epitaxial cap layer, thereby forming a gate dielectric interface between the epitaxial cap layer and the gate dielectric; and

a gate overlying the gate dielectric, the gate adapted to receive an operating bias.

2. The apparatus of claim 1 , wherein a vertical channel and an induced conduction channel are each adapted to form if the gate receives the operating bias, the vertical channel thereby permitting tunneling conduction in a direction perpendicular to the surface of the substrate, the tunneling conduction between the APAM delta layer and the induced conduction channel adjacent to the gate dielectric layer interface, the induced conduction channel in electrical contact with the other of the first region or the second region.

3. The apparatus of claim 2 , wherein the APAM delta layer is in electrical contact with the first region, and the induced conduction channel is in electrical contact with the second region.

4. The apparatus of claim 1 ,

wherein the first region is doped n-type; and

wherein a corresponding n-type dopant includes one of phosphorous, arsenic, or antimony.

5. The apparatus of claim 1 ,

wherein the first region is doped p-type; and

wherein a corresponding p-type dopant includes one of boron, aluminum, or gallium.

6. The apparatus of claim 1 ,

wherein the second region is a silicide; and

wherein the silicide includes one of palladium, platinum, nickel, or cobalt.

7. The apparatus of claim 1 ,

wherein the APAM delta layer is doped n-type; and

wherein a corresponding n-type dopant includes one of phosphorous or antimony.

8. The apparatus of claim 1 ,

wherein the APAM delta layer is doped p-type; and

wherein a corresponding p-type dopant includes one of boron, aluminum, or gallium.

9. The apparatus of claim 1 , wherein the gate dielectric includes one of hafnium oxide or aluminum oxide.

10. The apparatus of claim 1 , wherein the gate includes one or more of titanium nitride, aluminum, tungsten, aluminum, titanium/gold, titanium/platinum, nickel silicide, cobalt silicide, titanium silicide, tungsten silicide, tantalum nitride, palladium silicide, platinum silicide, or heavily doped polycrystalline silicon.

11. The apparatus of claim 1 , further comprising:

a first contact in electrical contact with the first region; and

a second contact in electrical contact with the second region.

12. The apparatus of claim 11 , wherein each of the first contact and the second contact includes one or more of aluminum, titanium/gold, titanium/platinum, nickel silicide, cobalt silicide, titanium silicide, tungsten silicide, tantalum nitride, palladium silicide, or platinum silicide.

13. The apparatus of claim 1 ,

wherein the first region is a source region and doped n-type;

wherein the second region is a drain region and doped p-type; and

wherein the APAM delta layer is doped n-type.

14. The apparatus of claim 1 , wherein the substrate includes silicon.

15. The apparatus of claim 11 , wherein the gate dielectric is adapted to electrically isolate each of the first contact and the second contact.

16. The apparatus of claim 1 , wherein the APAM delta layer is approximately 5 nm thick.

17. The apparatus of claim 1 , wherein the APAM delta layer has a doping density of approximately 2×10 20 cm −3 .

18. The apparatus of claim 1 , wherein the epitaxial cap layer includes silicon.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 2, 2023
From: LU, TZU-MING; GAO, XUJIAO; ANDERSON, EVAN MICHAEL; MENDEZ GRANADO, JUAN PEDRO; CAMPBELL, DEANNA MARIE; SCHMUCKER, SCOTT WILLIAM; MISRA, SHASHANK
To: NATIONAL TECHNOLOGY & ENGINEERING SOLUTIONS OF SANDIA, LLC
Reel/Frame 064462/0631 →
CONFIRMATORY LICENSE Recorded Jul 19, 2022
From: NATIONAL TECHNOLOGY & ENGINEERING SOLUTIONS OF SANDIA, LLC
To: U.S. DEPARTMENT OF ENERGY
Reel/Frame 060551/0360 →
Continuity (1)
Provisional Application 63212211 · Jun 18, 2021
References Cited (20)
US 9525045B1 · Lee · 2016 [cited by examiner]
US 11424135B1 · Katzenmeyer · 2022 [cited by examiner]
US 11798808B1 · Misra · 2023 [cited by examiner]
US 20080135878A1 · Kim · 2008 [cited by examiner]
Koga, J. and Toriumi, A., “Negative Differential Conductance in Three-Terminal Silicon Tunneling Device,” Applied Physics Letters, 1996, vol. 69, pp. 1435-1437. [cited by applicant]
Lu H. and Seabaugh, A., “Tunnel Field-Effect Transistors: State-of-the-Art,” Journal of the Electron Devices Society, 2014, vol. 2, pp. 44-49. [cited by applicant]
Lv, Y. et al., “Recent Advances in Low-Dimensional Heterojunction-Based Tunnel Field Effect Transistors,” Advanced Electronic Materials, 2019, vol. 5, 1800569, 15 pages. [cited by applicant]
Ruess, F. J. et al., “Toward Atomic-Scale Device Fabrication in Silicon Using Scanning Probe Microscopy,” Nano Letters, 2004, vol. 4, pp. 1969-1973. [cited by applicant]
Ward, D. R. et al., “All-Optical Lithography Process for Contacting Nanometer Precision Donor Devices,” Applied Physics Letters, 2017, vol. 111, pp. 19310-1-19310-5. [cited by applicant]
Ward, D.R. et al., “Atomic Precision Advanced Manufacturing for Digital Electronics,” Electronic Device Failure Analysis, 2020, vol. 22, pp. 4-10. [cited by applicant]
Anderson, E. M. et al., “Low Thermal Budget High-k/Metal Surface Gate for Buried Donor-Based Devices,” Journal of Physics: Materials, 2020, vol. 3, 035002, 8 pages. [cited by applicant]
Mazzola, F. et al., “The Sub-Band Structure of Atomically Sharp Dopant Profiles in Silicon,” Quantum Materials, 2020, vol. 34, pp. 1-5. [cited by applicant]
Lu, T-M. et al., “Path Towards Vertical Tunnel Field Effect Transistor Enabled by Atomic Precision Advanced Manufacturing,” 2021, SAND2021-1204A, Sandia National Laboratories, Albuquerque, NM, 2 pages. [cited by applicant]
Hansch, W. et al., “A Vertical MOS-Gated Esaki Tunneling Transistor in Silicon,” Thin Solid Films, 2000, vol. 369, pp. 387-389. [cited by applicant]
Kaarsberg, T. M. et al., “Manufacturing an Extremely Efficient Transistor for Decarbonization,” 2021, https://www.aceee.org/sites/default/files/pdfs/ssi21/panel-2/Kaarsberg.pdf. [cited by applicant]
Teherani, J. T. et al., “Electrostatic Design of Vertical Tunneling Field-Effect Transistors,” Proceedings 3rd Berkeley Symposium Energy Efficient Electronics Systems, Oct. 2013, pp. 1-2, University of California, Berke… [cited by applicant]
Avci, U. E. et al., “Energy Efficiency Comparison of Nanowire Heterojunction TFET and Si MOSFET at Lg=13nm, Including P-TFET and Variation Considerations,” Proceedings IEEE Electron Devices, 2013, 4 pages. [cited by applicant]
Agarwal, S. and Yablonivitch, E, “Using Dimensionality to Achieve a Sharp Tunneling FET (TFET) Turn-On,” Proceeding 69th Annual Device Research Conference (DRC), Santa Barbara, CA, USA, 2011, pp. 199-200. [cited by applicant]
Ionescu, A. M. and Heike, R., “Tunnel Field-Effect Transistors as Energy-Efficient Electronic Switches,” Nature, 2011, vol. 479, pp. 329-337. [cited by applicant]
Seabaugh, A. “The Tunneling Transistor,” IEEE Spectrum, 2013, pp. 35-62. [cited by applicant]