IP Library › Granted Patent US 12,316,736
Granted Patent B2
US 12,316,736 · App. 17/830,985 · Granted May 27, 2025

Device for supporting homomorphic encryption operation and operating method thereof

Inventors: Youngsik Moon (Suwon-si, KR); Jiyoup Kim (Hwaseong-si, KR); Hanbyeul Na (Yongin-si, KR); Hongrak Son (Anyang-si, KR); Hyunsang Cho (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H04L9/008G16Y30/10H04L9/0656
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,316,736
App. No.
17/830,985
Granted
May 27, 2025
Kind
B2
Abstract

A device for supporting a homomorphic encryption operation includes a ciphertext conversion circuit configured to convert first ciphertexts corresponding to a first operation size to second ciphertexts corresponding to a second operation size, different from the first operation size, to convert the operated ciphertext having the second operation size to a third ciphertexts corresponding to the first operation size, and to perform a homomorphic encryption operation on the second ciphertexts.

Claims (19)

1. A device for supporting a homomorphic encryption operation, the device comprising:

a ciphertext conversion and homomorphic operation circuit configured to

receive first ciphertexts corresponding a first operation size from homomorphic encryption device, wherein the first operation size is a first operating processing unit of the homomorphic encryption device,

transform the first ciphertexts corresponding to a first operation size to second ciphertexts corresponding to a second operation size, wherein the second operation size is different from the first operation size and the second operation size is a second operating processing unit of the ciphertext conversion and homomorphic operation circuit,

perform a homomorphic encryption operation on the second ciphertexts to generate operated ciphertexts,

transform the operated ciphertexts having the second operation size to a third ciphertexts corresponding to the first operation size, and

transmit the third ciphertexts to the homomorphic encryption device.

2. The device of claim 1 , wherein the circuit is configured to receive a parameter used for converting the first ciphertexts to the second ciphertexts, the parameter received from the homomorphic encryption device.

3. The device of claim 2 , wherein the parameter indicates a set of primes corresponding to the second operation size and is requested from the homomorphic encryption device.

4. The device of claim 1 , wherein the circuit is configured to receive the first ciphertexts and to output an output ciphertext by inversely operating Chinese remainder theorem, and to convert the output ciphertext to the second ciphertexts using the Chinese remainder theorem according to the second operation size corresponding to each of a plurality of a set of primes.

5. The device of claim 4 , wherein a multiplication of a modulus of each of the first ciphertexts is a modulus of the ciphertext.

6. The device of claim 1 , wherein a number of the first ciphertexts and a number of the second ciphertexts are different from each other.

7. The device of claim 1 , wherein

the circuit is configured to convert the operated ciphertext to a fourth ciphertext by inversely operating Chinese remainder theorem according to the second operation size corresponding to each of a plurality of sets of primes, and

to convert the fourth ciphertext to the third ciphertexts using the Chinese remainder theorem.

8. The device of claim 1 , wherein

the circuit is configured to perform the operation on ciphertexts corresponding to the first operation size, and

the circuit is configured to convert the operated ciphertexts having the first operation size to ciphertexts corresponding to the second operation size.

9. The device of claim 1 , wherein the first operation size is less than the second operation size.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 7, 2022
From: MOON, YOUNGSIK; KIM, JIYOUP; NA, HANBYEUL; SON, HONGRAK; CHO, HYUNSANG
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 060118/0297 →
Priority Claims (2)
KR 10-2021-0154972 · Nov 11, 2021 · national
KR 10-2022-0014246 · Feb 3, 2022 · national
Continuity (1)
Related Publication 20230141837A1 · May 11, 2023
References Cited (37)
US 7679133B2 · Son et al. · 2010 [cited by applicant]
US 8553466B2 · Han et al. · 2013 [cited by applicant]
US 8559235B2 · Yoon et al. · 2013 [cited by applicant]
US 8654587B2 · Yoon et al. · 2014 [cited by applicant]
US 9536970B2 · Seol et al. · 2017 [cited by applicant]
US 9900147B2 · Laine et al. · 2018 [cited by applicant]
US 10211975B2 · Loftus et al. · 2019 [cited by applicant]
US 10333696B2 · Ahmed · 2019 [cited by applicant]
US 10382194B1 · Miller et al. · 2019 [cited by applicant]
US 20130216044A1 · Gentry · 2013 [cited by examiner]
US 20140229734A1 · Yamanaka et al. · 2014 [cited by applicant]
US 20150312031A1 · Seo · 2015 [cited by examiner]
US 20170149557A1 · Bacon et al. · 2017 [cited by applicant]
US 20170180115A1 · Laine et al. · 2017 [cited by applicant]
US 20190190713A1 · Hirano et al. · 2019 [cited by applicant]
US 20200110546A1 · Natanzon et al. · 2020 [cited by applicant]
US 20210075588A1 · Khedr et al. · 2021 [cited by applicant]
US 20210081203A1 · Vald et al. · 2021 [cited by applicant]
US 20210083841A1 · Tueno et al. · 2021 [cited by applicant]
US 20210160048A1 · Blatt et al. · 2021 [cited by applicant]
US 20210328765A1 · Lee · 2021 [cited by examiner]
US 20210328766A1 · No et al. · 2021 [cited by applicant]
US 20210344479A1 · Lee et al. · 2021 [cited by applicant]
US 20210376995A1 · Ratha et al. · 2021 [cited by applicant]
US 20210376996A1 · Moon et al. · 2021 [cited by applicant]
US 20220021515A1 · Jang et al. · 2022 [cited by applicant]
US 20220085972A1 · Jackson, II et al. · 2022 [cited by applicant]
US 20220094521A1 · Moon et al. · 2022 [cited by applicant]
JP 6033741B2 · 2016 [cited by applicant]
KR 20210116299A · 2021 [cited by applicant]
KR 102297536B1 · 2021 [cited by applicant]
KR 102304992B1 · 2021 [cited by applicant]
KR 102430495B1 · 2022 [cited by applicant]
U.S. Office Action dated Mar. 25, 2024 issued in co-pending U.S. Appl. No. 17/739,512. [cited by applicant]
Jung Hee Cheon, et al. “Efficient Homomorphic Comparison Methods with Optimal Complexity”, Part of the Lecture Notes in Computer Science book series (LNCS, vol. 12492) Published Dec. 2020. [cited by applicant]
Sunwoong Kim, et al. “FPGA-based Accelerators of Fully Pipelined Modular Multipliers for Homomorphic Encryption”, 2019 International Conference on ReConFigurable Computing and FPGAs (ReConFig). [cited by applicant]
1 Notice of Allowance for U.S. Appl. No. 17/739,512 dated Aug. 27, 2024. [cited by applicant]
Cited By (1)
US 12,603,756