IP Library › Granted Patent US 11,888,556
Granted Patent B2
US 11,888,556 · App. 17/839,921 · Granted Jan 30, 2024

Radio architecture for switching among transmission paths

Inventors: Andrew Puayhoe See (San Diego, CA); David Maldonado (San Marcos, CA); Peter J. Shah (San Diego, CA)
Assignee: QUALCOMM Incorporated
H04B7/0456H04B1/0483G06K19/0723H04B2001/0408
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 11,888,556
App. No.
17/839,921
Granted
Jan 30, 2024
Kind
B2
Abstract

A system for signal processing includes a radio frequency integrated circuit (RFIC) having a plurality of available transmission paths, the RFIC configured to have at least a first communication signal on a first transmission path of the available transmission paths, a plurality of power amplifier/low noise amplifier (PA/LNA) modules selectively connected to the RFIC, each of the PA/LNA modules configured to connect to at least one respective antenna, and switch logic configured to connect the at least first communication signal to any of the plurality of PA/LNA modules prior to power amplification, while preventing the first communication signal from affecting or being affected by another communication signal on another of the plurality of available transmission paths.

Claims (30)

1. A system for signal processing, comprising:

a radio frequency integrated circuit (RFIC) having a plurality of available transmission paths, the RFIC configured to have at least a first communication signal on a first transmission path of the available transmission paths;

a plurality of power amplifier and low noise amplifier (PA/LNA) modules selectively connected to the RFIC, each of the PA/LNA modules configured to connect to at least one respective antenna; and

switch logic configured to connect the at least first communication signal to any of the plurality of PA/LNA modules prior to power amplification, while preventing the first communication signal from affecting or being affected by another communication signal on another of the plurality of available transmission paths,

wherein the switch logic comprises baseband switch logic, wherein a local oscillator (LO) input and a baseband input are switched between the first transmission path and the another of the plurality of available transmission paths respectively prior to mixing.

2. The system of claim 1 , wherein the system comprises a single transmit signal and a receive multiple input multiple output (MIMO) system.

3. The system of claim 1 , wherein the system comprises a transmit multiple input multiple output (MIMO) system and a receive MIMO system.

4. The system of claim 1 , wherein the at least first communication signal is a sounding reference signal (SRS).

5. The system of claim 4 , wherein the system is configured to transmit the sounding reference signal (SRS) using SRS carrier switching.

6. The system of claim 1 , wherein the switch logic is located on the RFIC.

7. The system of claim 1 , wherein the plurality of available transmission paths extend to the plurality of PA/LNA modules.

8. The system of claim 1 , wherein the plurality of available transmission paths operate in an uplink carrier aggregation (ULCA) communication system.

9. The system of claim 1 , wherein the plurality of available transmission paths operate in a multiple subscriber identity module (MSIM) communication system.

10. The system of claim 1 , wherein there is no direct connection between the plurality of PA/LNA modules.

11. A method for signal processing, comprising:

directing at least a first communication signal on a first transmission path of a plurality of available transmission paths;

selectively connecting a plurality of power amplifier and low noise amplifier (PA/LNA) modules to the plurality of available transmission paths; and

selectively connecting the at least first communication signal to any of the plurality of PA/LNA modules prior to power amplification, while preventing the first communication signal from affecting or being affected by another communication signal on another of the plurality of available transmission paths,

wherein the selectively connecting comprises switching a local oscillator (LO) input and the first communication signal between the first transmission path and the another of the plurality of available transmission paths respectively prior to mixing.

12. A device, comprising:

means for directing at least a first communication signal on a first transmission path of a plurality of available transmission paths;

means for selectively connecting a plurality of power amplifier and low noise amplifier (PA/LNA) modules to the plurality of available transmission paths; and

means for selectively connecting the at least first communication signal to any of the plurality of PA/LNA modules prior to power amplification, while preventing the first communication signal from affecting or being affected by another communication signal on another of the plurality of available transmission paths,

wherein the means for selectively connecting comprises means for switching a local oscillator (LO) input and the first communication signal between the first transmission path and the another of the plurality of available transmission paths respectively prior to mixing.

13. A radio system architecture, comprising:

a modem;

a radio frequency integrated circuit (RFIC) connected to the modem; and

a switch logic associated with the RFIC, the switch logic configured to selectively connect at least a first communication signal in the RFIC to any of a plurality of available power amplifier and low noise amplifier (PA/LNA) modules prior to power amplification,

wherein the switch logic is located external to the RFIC, wherein the RFIC and at least one of the plurality of available PA/LNA modules are mounted on a board, and wherein the switch logic comprises one or more discrete components mounted on the board.

14. The radio system architecture of claim 13 , wherein the switch logic comprises a double pole double throw (DPDT, DP2T) architecture.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 26, 2022
From: SEE, ANDREW PUAYHOE; MALDONADO, DAVID; SHAH, PETER
To: QUALCOMM INCORPORATED
Reel/Frame 061209/0152 →
Continuity (1)
Related Publication 20230403052A1 · Dec 14, 2023