IP Library Patent Application 17857748
Patent Application
App. No. 17/857,748

CPU CACHE

Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US None
App. No.
17/857,748
Abstract

An apparatus may be provided in which a processor is configured to cause, in response to a first memory allocation request from an application, allocation of a region of an external primary memory on a memory appliance, the external primary memory on the memory appliance accessible by the apparatus over an interconnect with client-side memory access, wherein the processor is further configured to cache data in the local primary memory that is accessed in the external primary memory on the memory appliance, wherein the processor is further configured to: allocate, in response to a second memory allocation request from the application, a slab of the external primary memory by: a selection, at the apparatus, of a subset of the region of the external primary memory to be the slab, and a mapping, at the apparatus, of the slab of the external primary memory to a virtual address space.

Claims (6)

1 . A memory appliance comprising:

a communication interface configured to communicate over a network;

a processor; and

a memory configured in an address space addressable by the processor, wherein the processor is configured to:

memory map at least a portion of a file to a memory region included in the memory, wherein a virtual address addressable by the processer is generated, and the at least a portion of file is accessible through the memory region at the virtual address; and

register the virtual address with the communication interface, wherein registration of the virtual address provides client-side memory access to the memory region, wherein the communication interface is configured to access to the memory region for a client of the memory appliance in a client-side memory access operation conforming to a memory access protocol.

Assignments (2)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2022
From: STABRAWA, TIMOTHY A.; CORNELIUS, ZACHARY A.; OVERTON, JOHN; POLING, ANDREW S.; TAYLOR, JESSE I.
To: KOVE IO, INC.
Reel/Frame 060406/0610 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 6, 2022
From: KOVE IO, INC.
To: KOVE IP, LLC
Reel/Frame 060406/0626 →