IP Library › Granted Patent US 12,206,007
Granted Patent B2
US 12,206,007 · App. 17/868,753 · Granted Jan 21, 2025

Semiconductor device and method for fabricating the same

Inventors: Wen-Wen Zhang (Changhua County, TW); Kun-Chen Ho (Tainan, TW); Chun-Lung Chen (Tainan, TW); Chung-Yi Chiu (Tainan, TW); Ming-Chou Lu (Pingtung County, TW)
Assignee: UNITED MICROELECTRONICS CORP.
H01L29/4991H01L29/401H01L29/41775H01L29/66492H01L29/7833
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,206,007
App. No.
17/868,753
Granted
Jan 21, 2025
Kind
B2
Abstract

A method for fabricating a semiconductor device includes the steps of forming a gate structure on a substrate, forming an interlayer dielectric (ILD) layer on the gate structure, forming a contact hole in the ILD layer adjacent to the gate structure, performing a plasma doping process to form a doped layer in the ILD layer and a source/drain region adjacent to the gate structure, forming a conductive layer in the contact hole, planarizing the conductive layer to form a contact plug, removing the doped layer to form an air gap adjacent to the contact plug, and then forming a stop layer on the ILD layer and the contact plug.

Claims (14)

1. A semiconductor device, comprising:

a gate structure on a substrate;

a source/drain region adjacent to the gate structure;

an interlayer dielectric (ILD) layer around the gate structure;

a contact plug in the ILD layer and adjacent to the gate structure;

an air gap around the contact plug;

a stop layer on the ILD layer and the contact plug; and

a metal interconnection on and overlapping the contact plug and the air gap.

2. The semiconductor device of claim 1 , further comprising:

a lightly doped drain (LDD) adjacent to the gate structure; and

a spacer adjacent to the gate structure.

3. The semiconductor device of claim 1 , wherein the air gap exposes the source/drain region, the ILD layer, and the contact plug.

4. The semiconductor device of claim 1 , wherein top surfaces of the air gap and the contact plug are coplanar.

5. The semiconductor device of claim 1 , wherein bottom surfaces of the air gap and the contact plug are coplanar.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 19, 2022
From: ZHANG, WEN-WEN; HO, KUN-CHEN; CHEN, CHUN-LUNG; CHIU, CHUNG-YI; LU, MING-CHOU
To: UNITED MICROELECTRONICS CORP.
Reel/Frame 060555/0066 →
Priority Claims (1)
TW 111122678 · Jun 17, 2022 · national
Continuity (1)
Related Publication 20230411489A1 · Dec 21, 2023
References Cited (6)
US 6492245B1 · Liu et al. · 2002 [cited by applicant]
US 7994046B2 · Jeng · 2011 [cited by applicant]
US 20200127110A1 · Lee · 2020 [cited by examiner]
US 20210249519A1 · Yao · 2021 [cited by examiner]
US 20220310820A1 · Huang · 2022 [cited by examiner]
US 20230275094A1 · Lee · 2023 [cited by examiner]