IP Library › Granted Patent US 12,341,142
Granted Patent B2
US 12,341,142 · App. 17/876,508 · Granted Jun 24, 2025

Electronic device and manufacturing method of electronic device

Inventors: Shun-Yuan Hu (Miao-Li County, TW); Chia-Chi Ho (Miao-Li County, TW)
Assignee: Innolux Corporation
H01L25/167H01L21/6835H01L24/08H01L24/16H01L2221/68368H01L2224/08145H01L2224/16227
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,341,142
App. No.
17/876,508
Granted
Jun 24, 2025
Kind
B2
Abstract

Disclosed are an electronic device and a manufacturing method of an electronic device. The manufacturing method includes the following. A first substrate is provided. The first substrate includes a plurality of chips. A second substrate is provided. A transfer process is performed to sequentially transfer a first chip and a second chip among the chips to the second substrate. The second chip is adjacent to the first chip. A first angle is between a first extension direction of a first side of the first chip and an extension direction of a first boundary of the second substrate. A second angle is between a second extension direction of a second side of the second chip and the extension direction of the first boundary of the second substrate. The first angle is different from the second angle.

Claims (32)

1. A manufacturing method of an electronic device, comprising:

providing a first substrate comprising a plurality of chips;

providing a second substrate;

performing a transfer process to sequentially transfer a first chip and a second chip among the plurality of chips to the second substrate, wherein the second chip is adjacent to the first chip, a first angle is between a first extension direction of a first side of the first chip and an extension direction of a first boundary of the second substrate, a second angle is between a second extension direction of a second side of the second chip and the extension direction of the first boundary of the second substrate, and the first angle is different from the second angle, wherein the transfer process comprises rotating the first substrate, rotating the second substrate, or rotating a rotary disk of a robot arm;

forming a protective layer on the first chip and the second chip; and

forming a sealing member between a periphery of the second substrate and a periphery of the protective layer.

2. The manufacturing method according to claim 1 , further comprising:

transferring a third chip among the plurality of chips to the second substrate, wherein the third chip is adjacent to the second chip, a third angle is between a third extension direction of a third side of the third chip and the extension direction of the first boundary of the second substrate, and the third angle is different from the first angle and the second angle.

3. The manufacturing method according to claim 1 , wherein a difference between the first angle and the second angle is less than 90 degrees.

4. The manufacturing method according to claim 1 , wherein the transfer process comprises rotating a rotary disk.

5. The manufacturing method according to claim 1 , further comprising:

forming a metal layer and an opening hole, wherein the metal layer is located between the second substrate and one of the first chip and the second chip, and an orthogonal projection of the one of the first chip and the second chip on the second substrate is overlapped with the opening hole.

6. The manufacturing method according to claim 5 , further comprising:

forming a pad between the metal layer and the other one of the first chip and the second chip.

7. The manufacturing method according to claim 6 , further comprising:

electrically connecting the one of the first chip and the second chip to the pad through a solder, and directly disposing the other one of the first chip and the second chip on the pad.

8. The manufacturing method according to claim 1 , further comprising:

providing a release film, wherein the release film is located between the first substrate and the plurality of chips.

9. The manufacturing method according to claim 1 , wherein the second substrate comprises a wafer, a glass substrate, or a polyimide substrate.

10. The manufacturing method according to claim 1 , wherein the first chip and the second chip are in a same shape.

11. The manufacturing method according to claim 1 , wherein the first chip and the second chip are in different shapes.

12. The manufacturing method according to claim 1 , wherein a difference between the first angle and the second angle is less than 45 degrees.

13. The manufacturing method according to claim 1 , wherein a difference between the first angle and the second angle is less than 20 degrees.

14. An electronic device, comprising:

a substrate;

a metal layer disposed on the substrate;

a dielectric layer disposed on the metal layer and having an opening hole;

a pad disposed on the dielectric layer;

a first chip and a second chip disposed on the substrate, wherein an orthogonal projection of the first chip on the substrate is overlapped with the opening hole, the first chip is electrically connected to the metal layer, and the second chip is directly disposed on the pad and electrically connected to the pad;

a protective layer disposed on the first chip and the second chip; and

a sealing member disposed between a periphery of the substrate and a periphery of the protective layer,

wherein the second chip is adjacent to the first chip, a first angle is between a first extension direction of a first side of the first chip and an extension direction of a first boundary of the substrate, a second angle is between a second extension direction of a second side of the second chip and the extension direction of the first boundary of the substrate, and the first angle is different from the second angle.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Aug 9, 2022
From: HU, SHUN-YUAN; HO, CHIA-CHI
To: INNOLUX CORPORATION
Reel/Frame 060763/0444 →
Priority Claims (1)
CN 202210513602.1 · May 12, 2022 · national
Continuity (2)
Provisional Application 63233334 · Aug 16, 2021
Related Publication 20230052081A1 · Feb 16, 2023
References Cited (13)
US 8327253B2 · Han · 2012 [cited by examiner]
US 9142532B2 · Suga et al. · 2015 [cited by applicant]
US 9721819B2 · Speer · 2017 [cited by examiner]
US 10516084B2 · Sasaki · 2019 [cited by examiner]
US 10973158B2 · Bilewicz · 2021 [cited by examiner]
US 11302562B2 · Wang · 2022 [cited by examiner]
US 11469132B2 · Kim · 2022 [cited by examiner]
US 11972968B2 · Zhang · 2024 [cited by examiner]
US 20100186226A1 · Amirparviz · 2010 [cited by examiner]
US 20130122610A1 · Chung · 2013 [cited by examiner]
US 20190006564A1 · Sasaki et al. · 2019 [cited by applicant]
“Search Report of Europe Counterpart Application”, issued on Jan. 30, 2023, p. 1-p. 8. [cited by applicant]
“Office Action of Taiwan Counterpart Application”, issued on Jun. 7, 2023, p. 1-p. 4. [cited by applicant]