IP Library Granted Patent US 12,354,649
Granted Patent B2
US 12,354,649 · App. 17/885,325 · Granted Jul 8, 2025

Signal routing between memory die and logic die for performing operations

Inventors: Aliasger T. Zaidy (Seattle, WA); Sean S. Eilert (Penryn, CA); Glen E. Hush (Boise, ID); Kunal R. Parekh (Boise, ID)
Assignee: Micron Technology, Inc.
G11C11/4093G06F3/0656G06F13/1673G06F13/28G11C7/08G11C7/1039G11C11/4087G11C11/4091G11C11/4096G16B30/00G16B50/10H01L21/78H01L22/12H01L24/08H01L24/48H01L24/80H01L25/0652H01L25/0657H01L25/18H01L25/50G06F2213/28H01L24/16H01L2224/0801H01L2224/08145H01L2224/1601H01L2224/16221H01L2224/48091H01L2224/48145H01L2224/48221H01L2224/80895H01L2224/80896H01L2225/06517H01L2225/06524H01L2225/06527H01L2225/06541H01L2225/06565H01L2225/06589H01L2924/1431H01L2924/14335H01L2924/1436
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,354,649
App. No.
17/885,325
Granted
Jul 8, 2025
Kind
B2
Abstract

A memory device includes a memory die bonded to a logic die. A logic die that is bonded to a memory die via a wafer-on-wafer bonding process can receive signals indicative of input data from a global data bus of the memory die and through a bond of the logic die and memory die. The logic die can also receive signals indicative of kernel data from local input/output (LIO) lines of the memory die and through the bond. The logic die can perform a plurality of operations at a plurality of vector-vector (VV) units utilizing the signals indicative of input data and the signals indicative of kernel data.

Claims (11)

1. A method comprising:

receiving, at a logic die that is bonded to a memory die via a wafer-on-wafer bonding process, signals indicative of input data from a global data bus of the memory die and through a bond of the logic die and memory die;

receiving, at the logic die, signals indicative of kernel data from local input/output (LIO) lines of the memory die and through the bond; and

performing, at the logic die, a plurality of operations at a plurality of vector-vector (VV) units utilizing the signals indicative of input data and the signals indicative of kernel data.

2. The method of claim 1 , wherein receiving signals indicative of the input data further comprises storing, at a buffer of the logic die, the input data received as the signals indicative of the kernel data.

3. The method of claim 2 , wherein receiving signals indicative of the kernel data further comprises, transferring the signals indicative of the kernel data from the buffer to the plurality of VV units.

4. The method of claim 2 , further comprising storing signals indicative of output data generated by performing the plurality of operations in the buffer.

5. The method of claim 1 , wherein performing the plurality of operations further comprises performing the plurality of operations at the plurality of VV units, and wherein each of the plurality of VV units receives the signals indicative of the kernel data from the buffer concurrently.

6. The method of claim 1 , wherein performing the plurality of operations further comprises performing the plurality of operations at the plurality of VV units, and wherein each of the plurality of VV units receives a plurality of different signals indicative of a different portion of the kernel data from the LIO lines.

7. The method of claim 6 , wherein the input data comprises a quantity of bits that is less than or equal to a different quantity of bits that comprises the kernel data.

8. The method of claim 7 , wherein the input data comprises a same quantity of bits as each of the different portions of the kernel data.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 21, 2022
From: ZAIDY, ALIASGER T.; EILERT, SEAN S.; HUSH, GLEN E.; PAREKH, KUNAL R.
To: MICRON TECHNOLOGY, INC.
Reel/Frame 061498/0973 →
Continuity (2)
Provisional Application 63231660 · Aug 10, 2021
Related Publication 20230051126A1 · Feb 16, 2023
References Cited (7)
US 9344091B2 · Jayasena et al. · 2016 [cited by applicant]
US 9577644B2 · Gao et al. · 2017 [cited by applicant]
US 9972611B2 · Pappu et al. · 2018 [cited by applicant]
US 11430766B2 · Liu et al. · 2022 [cited by applicant]
US 12112793B2 · Zaidy · 2024 [cited by examiner]
US 20170263306A1 · Murphy et al. · 2017 [cited by applicant]
US 20200243486A1 · Quader et al. · 2020 [cited by applicant]