IP Library Granted Patent US 12,099,236
Granted Patent B2
US 12,099,236 · App. 17/892,726 · Granted Sep 24, 2024

Optical dielectric waveguide subassembly structures

Inventors: Suresh Venkatesan (Los Gatos, CA); Yee Loy Lam (Singapore, SG)
Assignee: POET Technologies, Inc.
G02B6/13G02B6/12019G02B6/12028G02B6/4272G02B6/43G02B6/12016G02B2006/12061G02B6/1223G02B6/4206G02B6/421G02B6/4224G02B6/423G02B6/4251G02B6/4274
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,099,236
App. No.
17/892,726
Granted
Sep 24, 2024
Kind
B2
Abstract

An optical subassembly includes a planar dielectric waveguide structure that is deposited at temperatures below 400 C. The waveguide provides low film stress and low optical signal loss. Optical and electrical devices mounted onto the subassembly are aligned to planar optical waveguides using alignment marks and stops. Optical signals are delivered to the submount assembly via optical fibers. The dielectric stack structure used to fabricate the waveguide provides cavity walls that produce a cavity, within which optical, optoelectronic, and electronic devices can be mounted. The dielectric stack is deposited on an interconnect layer on a substrate, and the intermetal dielectric can contain thermally conductive dielectric layers to provide pathways for heat dissipation from heat generating optoelectronic devices such as lasers.

Claims (68)

1. An optical subassembly comprising

a substrate;

a thermal conduction layer disposed on the substrate;

an electrical interconnection layer comprising at least a portion disposed on the thermal conduction layer, wherein the electrical interconnection layer comprises at least an electrical interconnection line;

a waveguide disposed on the electrical interconnection layer;

wherein the waveguide comprises a facet configured to be coupled to a device,

wherein the device comprises a terminal configured to electrically couple to the at least an electrical interconnection line,

wherein the thermal conduction layer is configured to assist in dissipating heat generated from the device.

2. An optical subassembly as in claim 1 ,

wherein the thermal conduction layer comprises an electrical conduction material.

3. An optical subassembly as in claim 1 ,

wherein the thermal conduction layer comprises an electrical insulating material.

4. An optical subassembly as in claim 1 ,

wherein the thermal conduction layer comprises aluminum nitride or an alloy of aluminum nitride.

5. An optical subassembly as in claim 1 ,

wherein the device comprises a metal bond pad configured for mechanical bonding with the at least an electrical interconnection line.

6. An optical subassembly as in claim 1 , further comprising

a second device fabricated on the substrate under the electrical interconnection layer,

wherein the second device comprises a second terminal electrically coupled to a second electrical interconnection line of the electrical interconnection layer.

7. An optical subassembly as in claim 1 ,

wherein the waveguide comprises a waveguide core, wherein the waveguide core comprises a patterned stack of adjacent and discrete SiON layers.

8. An optical subassembly as in claim 1 , further comprising

a first stack of dielectric layers disposed on the electrical interconnection layer and around the waveguide,

wherein the waveguide comprises a second stack of dielectric layers with the dielectric layers in the second stack of dielectric layers having same materials as the dielectric layers in the first stack of dielectric layers;

a cavity formed on a first portion of the first stack of dielectric layers and exposing the facet of the waveguide,

wherein the cavity is configured to house the device coupled to the facet of the waveguide.

9. An optical subassembly comprising

a substrate;

an electrical interconnection layer disposed on the substrate, wherein the electrical interconnection layer comprises at least a first electrical interconnection line;

a thermal conduction layer disposed within the electrical interconnection layer;

a waveguide disposed on the electrical interconnection layer;

wherein the waveguide comprises a facet configured to be coupled to a device,

wherein the device comprises a terminal configured to electrically coupled to the at least an electrical interconnection line,

wherein the thermal conduction layer is configured to assist in dissipating heat generated from the device.

10. An optical subassembly as in claim 9 ,

wherein the thermal conduction layer comprises an electrical conduction material.

11. An optical subassembly as in claim 9 ,

wherein the thermal conduction layer comprises an electrical insulating material.

12. An optical subassembly as in claim 9 ,

wherein the thermal conduction layer comprises aluminum nitride or an alloy of aluminum nitride.

13. An optical subassembly as in claim 9 ,

wherein the at least a first electrical interconnection line is coupled to the thermal conduction layer and configured to transfer heat from the device to the at least a first electrical interconnection line and to the thermal conduction layer.

14. An optical subassembly as in claim 9 , further comprising

a second device fabricated on the substrate under the electrical interconnection layer,

wherein the second device comprises a second terminal electrically coupled to a second electrical interconnection line of the electrical interconnection layer.

15. An optical subassembly as in claim 9 ,

wherein the waveguide comprises a waveguide core, wherein the waveguide core comprises a patterned stack of adjacent and discrete SiON layers.

16. An optical subassembly as in claim 9 , further comprising

a first stack of dielectric layers disposed on the electrical interconnection layer and around the waveguide,

wherein the waveguide comprises a second stack of dielectric layers with the dielectric layers in the second stack of dielectric layers having same materials as the dielectric layers in the first stack of dielectric layers;

a cavity formed on a first portion of the first stack of dielectric layers and exposing the facet of the waveguide,

wherein the cavity is configured to house the device coupled to the facet of the waveguide.

17. An optical subassembly comprising

a substrate;

an electrical interconnection layer disposed on the substrate, wherein the electrical interconnection layer comprises at least a first electrical interconnection line;

a dielectric stack disposed on the electrical interconnection layer;

a cavity formed on a first portion of the dielectric stack;

a waveguide formed from a portion of the dielectric stack,

wherein the waveguide comprises a facet coupled to the cavity,

wherein the cavity is configured to house a device coupled to the facet of the waveguide.

18. An optical subassembly as in claim 17 , further comprising

a thermal conduction layer disposed on the substrate and under the electrical interconnection layer,

wherein the thermal conduction layer is configured to assist in dissipating heat generated from the device.

19. An optical subassembly as in claim 17 , further comprising

a thermal conduction layer disposed within the electrical interconnection layer,

wherein the thermal conduction layer is configured to assist in dissipating heat generated from the device.

20. An optical subassembly as in claim 17 , further comprising

a thermal conduction layer disposed within the electrical interconnection layer, and coupled to the at least a first electrical interconnection line to transfer heat from the optical device to the at least a first electrical interconnection line to the thermal conduction layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Nov 4, 2023
From: VENKATESAN, SURESH; LAM, YEE LOY
To: POET TECHNOLOGIES, INC.
Reel/Frame 065460/0405 →
Continuity (4)
Continuation 16876059 · May 17, 2020
Continuation 16036208 · Jul 16, 2018
Provisional Application 62621659 · Jan 25, 2018
Related Publication 20230038028A1 · Feb 9, 2023