IP Library Granted Patent US 12,740,260
Granted Patent B2
US 12,740,260 · App. 17/918,034 · Granted Sep 15, 2026

TFT substrate, display module, and electronic device

Inventors: Yabin An (Shenzhen, CN); Yi Su (Shenzhen, CN); Haiming He (Shenzhen, CN)
Assignee: HONOR DEVICE CO., LTD.
H10K59/131H10K59/1213
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,740,260
App. No.
17/918,034
Granted
Sep 15, 2026
Kind
B2
Abstract

Embodiments of this application provide a TFT substrate, a display module, and an electronic device. The TFT substrate includes a base, a first active layer, a first source drain layer, a first gate, a plurality of data lines, and a wiring layer. The wiring layer is disposed on a side that is of the first source drain layer and that is away from the base. The wiring layer includes a plurality of first metal wires. One end of each of the plurality of first metal wires is coupled to each of the plurality of data lines, and the other end of each of the plurality of first metal wires is used to be coupled to a display driver chip.

Claims (85)

1 . A thin film transistor (TFT) substrate having a plurality of sub-pixels arranged in rows and columns, the TFT substrate comprising:

a base;

a first active layer, disposed on a side of the base, wherein each of the sub-pixels comprises the first active layer;

a first source drain layer, disposed on a side of the first active layer, wherein the side of the first active layer is away from the base, wherein the first source drain layer comprises a first source or a first drain in a sub-pixel of the sub-pixels, and wherein the first source or the first drain is coupled to the first active layer in the sub-pixel;

a first gate, disposed between the first active layer and the first source drain layer; and

a wiring layer, disposed on a side of the first source drain layer, wherein the side of the first source drain layer is away from the base, wherein the wiring layer overlaps the first source drain layer along a direction perpendicular to the first source drain layer, and wherein the wiring layer comprises a plurality of first metal wires,

wherein the plurality of first metal wires form a first area on the TFT substrate,

wherein the wiring layer further comprises a plurality of second metal wires disposed in a second area of the TFT substrate,

wherein the second area is an area on the TFT substrate other than the first area,

wherein the second metal wire is separated from the first metal wire,

wherein the second metal wire is coupled to the first source drain layer, and

wherein the second area and the first area are on a display area of the TFT substrate,

wherein at least some of the first metal wires extend in a shape,

wherein a first portion of the shape extends in a first direction and a second portion of the shape extends in a second direction,

wherein the second direction is perpendicular to the first direction,

wherein at least some of the second metal wires comprises a first sub-wire and second sub-wires,

wherein the first sub-wire extends in the first direction,

wherein at least some of the second sub-wires extend in the second direction and at least some of the second sub-wires extend in a third direction,

wherein the third direction is opposite and parallel to the second direction, and

wherein the at least some of the second sub-wires extend other than parallel to the first sub-wire from a position at which the at least some of the second sub-wires overlap with the first sub-wire.

2 . The TFT substrate of claim 1 , wherein different first metal wires among the plurality of first metal wires are separated from each other.

3 . The TFT substrate of claim 1 , wherein the display driver chip is disposed at an edge of a side of the TFT substrate, and each first metal wire extends in an “L” shape.

4 . The TFT substrate of claim 1 , wherein different second metal wires among the plurality of second metal wires are separated from each other.

5 . The TFT substrate of claim 1 , wherein at least some of the first metal wires extend in an “L” shape, at least some of the second metal wires comprise a first sub-wire and a second sub-wire, an extension direction of the first sub-wire is the same as that of one side of the “L” shape of the at least some of the first metal wires, and an extension direction of the second sub-wire is the same as that of the other side of the “L” shape of the at least some of the first metal wires.

6 . The TFT substrate of claim 1 , further comprising a light emitting device, disposed on a side of the wiring layer that is away from the base, wherein the light emitting device is coupled to the first source drain layer.

7 . The TFT substrate of claim 6 , further comprising a second source drain layer, disposed between the first source drain layer and the wiring layer, wherein the light emitting device is coupled to the first source drain layer by using the second source drain layer.

8 . The TFT substrate of claim 1 , further comprising a light emitting device, disposed on a side of the wiring layer, wherein the side of the wiring layer is away from the base, and wherein the light emitting device is coupled to the first source drain layer by using the second metal wire.

9 . The TFT substrate of claim 8 , further comprising a second source drain layer, disposed between the first source drain layer and the wiring layer, wherein the second source drain layer is coupled to the second metal wire.

10 . A display module, comprising:

a display driver chip; and

a thin film transistor (TFT) substrate having a plurality of sub-pixels arranged in rows and columns, the TFT substrate comprising:

a base;

a first active layer, disposed on a side of the base, wherein each of the sub-pixels comprises the first active layer;

a first source drain layer, disposed on a side of the first active layer, wherein the side of the first active layer is away from the base, wherein the wiring layer overlaps the first source drain layer along a direction perpendicular to the first source drain layer, and wherein the first source drain layer comprises a first source or a first drain in a sub-pixel of the sub-pixels, and the first source or the first drain is coupled to the first active layer in the sub-pixel;

a first gate, disposed between the first active layer and the first source drain layer; and

a wiring layer coupled to the display driver chip, wherein the wiring layer is disposed on a side of the first source drain layer, wherein the side of the first source drain layer is away from the base, wherein the wiring layer overlaps the first source drain layer along a direction perpendicular to the first source drain layer, and wherein the wiring layer comprises a plurality of first metal wires,

wherein the plurality of first metal wires form a first area on the TFT substrate,

wherein the wiring layer further comprises a plurality of second metal wires disposed in a second area of the TFT substrate,

wherein the second area is an area on the TFT substrate other than the first area,

wherein the second metal wire is separated from the first metal wire,

wherein the second metal wire is coupled to the first source drain layer,

wherein the second area and the first area are on a display area of the TFT substrate,

wherein at least some of the first metal wires extend in a shape,

wherein a first portion of the shape extends in a first direction and a second portion of the shape extends in a second direction,

wherein the second direction is perpendicular to the first direction,

wherein at least some of the second metal wires comprises a first sub-wire and second sub-wires,

wherein the first sub-wire extends in the first direction,

wherein at least some of the second sub-wires extend in the second direction and at least some of the second sub-wires extend in a third direction,

wherein the third direction is opposite and parallel to the second direction, and

wherein the at least some of the second sub-wires extend other than parallel to the first sub-wire from a position at which the at least some of the second sub-wires overlap with the first sub-wire.

11 . The TFT substrate of claim 1 , wherein edges of the first metal wires and the second metal wires are evenly spaced from one another in the wiring layer.

12 . The display module of claim 10 , wherein at least some of the first metal wires extend in an “L” shape, at least some of the second metal wires comprise a first sub-wire and a second sub-wire, an extension direction of the first sub-wire is the same as that of one side of the “L” shape of the at least some of the first metal wires, and an extension direction of the second sub-wire is the same as that of the other side of the “L” shape of the at least some of the first metal wires.

13 . The display module of claim 10 , wherein the TFT substrate further comprises a light emitting device, disposed on a side of the wiring layer that is away from the base, wherein the light emitting device is coupled to the first source drain layer.

14 . The display module of claim 13 , wherein the TFT substrate further comprises a second source drain layer, disposed between the first source drain layer and the wiring layer, wherein the light emitting device is coupled to the first source drain layer by using the second source drain layer.

15 . The display module of claim 10 , wherein the display module comprises:

a plurality of data lines, disposed at the first source drain layer, wherein the plurality of data lines are respectively coupled to the first source or the first drain in a plurality of columns of sub-pixels;

and one end of a metal wire of the first metal wires is coupled to a data line of the data lines, and another end of the metal wire of the first metal wires is coupled to a display driver chip.

16 . An electronic device, comprising:

a printed circuit board;

an application processor installed on the printed circuit board;

a display driver chip coupled to the application processor; and

a thin film transistor (TFT) substrate comprising a wiring layer and having a plurality of sub-pixels arranged in rows and columns, wherein the display driver chip is coupled to the wiring layer in the TFT substrate, and wherein the TFT substrate comprises:

a base;

a first active layer, disposed on a side of the base, wherein each of the sub-pixels comprises the first active layer;

a first source drain layer, disposed on a side of the first active layer, wherein the side of the first active layer is away from the base, wherein the wiring layer overlaps the first source drain layer along a direction perpendicular to the first source drain layer, and wherein the first source drain layer comprises a first source or a first drain in a sub-pixel of the sub-pixels, and the first source or the first drain is coupled to the first active layer in the sub-pixel;

a first gate, disposed between the first active layer and the first source drain layer; and

a wiring layer coupled to the display driver chip, the wiring layer disposed on a side of the first source drain layer and the side of the first source drain layer is away from the base, wherein the wiring layer overlaps the first source drain layer along a direction perpendicular to the first source drain layer, and

wherein the wiring layer comprises a plurality of first metal wires,

wherein the plurality of first metal wires form a first area on the TFT substrate,

wherein the wiring layer further comprises a plurality of second metal wires disposed in a second area of the TFT substrate,

wherein the second area is an area on the TFT substrate other than the first area,

wherein and the second metal wire is separated from the first metal wire,

wherein the second metal wire is coupled to the first source drain layer,

wherein the second area and the first area on a display area of the TFT substrate,

wherein at least some of the first metal wires extend in a shape,

wherein a first portion of the shape extends in a first direction and a second portion of the shape extends in a second direction,

wherein the second direction is perpendicular to the first direction,

wherein at least some of the second metal wires comprises a first sub-wire and second sub-wires,

wherein the first sub-wire extends in the first direction,

wherein at least some of the second sub-wires extend in the second direction and at least some of the second sub-wires extend in a third direction,

wherein the third direction is opposite and parallel to the second direction, and

wherein the at least some of the second sub-wires extend other than parallel to the first sub-wire from a position at which the at least some of the second sub-wires overlap with the first sub-wire.

17 . The electronic device of claim 16 , wherein at least some of the first metal wires extend in an “L” shape, at least some of the second metal wires comprise a first sub-wire and a second sub-wire, an extension direction of the first sub-wire is the same as that of one side of the “L” shape of the at least some of the first metal wires, and an extension direction of the second sub-wire is the same as that of the other side of the “L” shape of the at least some of the first metal wires.

18 . The electronic device of claim 16 , wherein the TFT substrate further comprises a light emitting device, disposed on a side of the wiring layer that is away from the base, wherein the light emitting device is coupled to the first source drain layer.

19 . The electronic device of claim 18 , wherein the TFT substrate further comprises a second source drain layer, disposed between the first source drain layer and the wiring layer, wherein the light emitting device is coupled to the first source drain layer by using the second source drain layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Oct 12, 2023
From: AN, YABIN; SU, YI; HE, HAIMING
To: HONOR DEVICE CO., LTD.
Reel/Frame 065203/0292 →
Priority Claims (2)
CN 202110962861.8 · Aug 20, 2021 · national
CN 202111234925.9 · Oct 22, 2021 · national
Continuity (1)
Related Publication 20240215347A1 · Jun 27, 2024
References Cited (29)
US 7655560B2 · Kurokawa · 2010 [cited by examiner]
US 8436359B2 · Akimoto · 2013 [cited by examiner]
US 8441013B2 · Hirato et al. · 2013 [cited by applicant]
US 10216052B2 · Shin · 2019 [cited by examiner]
US 10755608B2 · Song et al. · 2020 [cited by applicant]
US 10777587B2 · Nishimura et al. · 2020 [cited by applicant]
US 11494030B2 · Choo · 2022 [cited by examiner]
US 20140146260A1 · Lee · 2014 [cited by applicant]
US 20140284574A1 · Hong et al. · 2014 [cited by applicant]
US 20190278145A1 · Tanaka et al. · 2019 [cited by applicant]
US 20200090559A1 · Song et al. · 2020 [cited by applicant]
US 20210013297A1 · Okabe · 2021 [cited by examiner]
US 20220037447A1 · Cho et al. · 2022 [cited by applicant]
US 20230043145A1 · Yuan et al. · 2023 [cited by applicant]
US 20240138212A1 · Saitoh · 2024 [cited by examiner]
US 20240379655A1 · Long et al. · 2024 [cited by applicant]
CN 106057820A · 2016 [cited by applicant]
CN 108089382A · 2018 [cited by applicant]
CN 109541865A · 2019 [cited by applicant]
CN 109791745A · 2019 [cited by applicant]
CN 110047845A · 2019 [cited by applicant]
CN 110286534A · 2019 [cited by applicant]
CN 110911444A · 2020 [cited by applicant]
CN 111653603A · 2020 [cited by applicant]
CN 112216721A · 2021 [cited by applicant]
CN 112310125A · 2021 [cited by applicant]
CN 112703606A · 2021 [cited by applicant]
EP 3703125A1 · 2020 [cited by applicant]
EP 3852146A1 · 2021 [cited by applicant]